EEWORLDEEWORLDEEWORLD

Part Number

Search

550KC161M133DGR

Description
VCXO; DIFF/SE; SINGLE FREQ; 10-1
CategoryPassive components    oscillator   
File Size458KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

550KC161M133DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
550KC161M133DGR - - View Buy Now

550KC161M133DGR Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550KC161M133DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT PACKAGE-6
Reach Compliance Codecompliant
Other featuresCOMPLEMENTARY OUTPUT; TRI-STATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
Maximum control voltage1.8 V
Minimum control voltage
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate75 ppm
frequency stability50%
JESD-609 codee4
linearity10%
Manufacturer's serial numberSI550
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency1417 MHz
Minimum operating frequency10 MHz
Nominal operating frequency161.133 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeECL
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.85mm
power supply1.8 V
Certification statusNot Qualified
longest rise time0.35 ns
Maximum slew rate117 mA
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
Terminal surfaceNickel/Gold (Ni/Au)
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1 . 4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si550
Common Faults and Solutions of Wireless Bridges
As long as it is a device, various problems will inevitably occur during use, and the same is true for wireless bridges. Below, Fengrunda lists some common faults of wireless bridges, and attaches sim...
汪汪视界 Industrial Control Electronics
I would like to ask an expert how to debug the 12029 error in the network communication program of smartphone 5.0, thank you!
_T("POST"), FileName, NULL, NULL, (LPCTSTR*)AcceptTypes, INTERNET_FLAG_RELOAD | INTERNET_FLAG_NO_CACHE_WRITE, 0); if(!OpenRequest ) { return g_Buffer = NULL; } //------------------------ //Connect to ...
sunlk Embedded System
PCB chip display
Draw the PCB diagram in AD15 and map the schematic diagram to the PCB diagram. I found that the chip pins in the PCB are as shown in the figure above. The figure below is an enlarged display of the ab...
Elecpig PCB Design
About the operation of while(true);
I just learned ARM recently and came across a statement: while(true);. As I understand it, it keeps judging while(true), and if it is true, it executes;. Then it judges while(true) again, and if it is...
laidawang ARM Technology
Xiaobai asks for help
DS18B20 temperature is displayed on the LCD screen at 12864 with a precision of one decimal point. Please help. I don't know what's wrong....
Illxy 51mcu
STM32 learning notes interrupt priority understanding
The interrupt nesting of Cortex-M3 really confuses me. Forget the general interrupt priority, there is also a sub-priority. When searching for information, I found that this sub-priority has many alia...
虚V界 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 786  893  112  828  2541  16  18  3  17  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号