BUS-61556-48Q datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Microcontrollers and processors> BUS-61556-48Q

BUS-61556-48Q: DescriptionMicro Peripheral IC; CategoryMicrocontrollers and processors; File Size50KB，4 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BUS-61556-48Q Overview

Micro Peripheral IC

BUS-61556-48Q Parametric

Parameter Name	Attribute value
Maker	Data Device Corporation
package instruction	,
Reach Compliance Code	unknown
Is Samacsys	N
Base Number Matches	1

Preview

Download Datasheet

View All

BUS-61553

MIL-STD-1553 ADVANCED INTEGRATED

MUX (AIM ) HYBRID

ALSO

SEE

IDE

R’S GU

USE

DESCRIPTION

DDC’s

BUS-61553

Advanced

Integrated Mux (AIM) Hybrid is a

complete

MIL-STD-1553

Bus

Controller (BC), Remote Terminal

Unit (RTU), and Bus Monitor (MT)

device. Packaged in a single 78-pin

DIP package, the BUS-61553 con-

tains dual low-power transceivers,

complete BC/RT/MT protocol logic, a

MIL-STD-1553-to-host interface unit

and 8K x 16 RAM.

Using an industry standard dual

transceiver and standard status and

control signals, the BUS-61553 sim-

plifies system integration at both the

MIL-STD-1553 and host processor

interface levels.

All 1553 operations are controlled

through the CPU access to the

shared 8K x 16 RAM. To ensure

maximum design flexibility, memory

control lines are provided for attach-

ing external RAM to the BUS-61553

address and data buses and for dis-

abling internal memory; the total

combined memory space can be

expanded to 64K x 16. All 1553 trans-

fers are entirely memory-mapped;

thus the CPU interface requires

minimal hardware and/or software

support.

The BUS-61553 operates over the

full military -55°C to +125°C temper-

ature range. Available screened to

MIL-PRF-38534, the BUS-61553 is

ideal for demanding military and

industrial microprocessor-to-1553

interface applications.

FEATURES

• Fully Intergrated Terminal

Including:

–Dual Transceiver

–BC/RT/MT Protocol

–Memory Management Unit

–Processor lnterface Logic

–8K x 16 RAM

• CMOS and Bipolar Technologies

• Internal Interrupt Status and Time

Tag Registers

• High Reliability

• 883B Processing Available

BUS-25679

DATA

BUS A

TRANSCEIVER A

TX INH

CONTENTION

RESOLVER

INTERRUPT

GENERATOR

CLOCK IN

CHANNEL A

ENCODER/

DECODER

MEMORY

TIMING

CPU

TIMING

MSTRCLR

SELECT

STRBD

READYD

RD/WR

MEM/REG

EXTEN

EXTLD

INT

TRANSFORMER A

768

µs

TIME OUT

PROTOCOL

CONTROLLER

A15-A00

BUS-25679

DATA

BUS B

TX INH

TRANSCEIVER B

D15-D00

TRANSFORMER B

CHANNEL B

ENCODER/

DECODER

8K x 16

SHARED RAM

PARITY

CHECKER

RT ADDR

RTAD0

RTAD1

RTAD2

RTAD3

RTAD4

RTAD P

RTPARERR

RAM

FIGURE 1. BU-61553 BLOCK DIAGRAM

Recommended Resources

UV germicidal lamp wiring method

400V DC switching circuit

A novel timer

Adjustable timing on-off automatic switch

555 water level control circuit (2)

Snubber circuit of inverter power supply (suppression of IGBT gate-emitter DC overvoltage)

Where can I find a FASM tutorial?: Where can I find a FASM tutorial?...; huangjiangmin Embedded System

Who has the WAVECOM MUX protocol? Send me a copy~: I want detailed information, not the kind that can be downloaded everywhere on the Internet~ ls_rbgc509@163.com...; motorhust Embedded System

I'm sharing some of the problems I encountered when trying out the 8962 evaluation board with you: After I used j--link to identify the board, a small problem occurred: the CPU clock read on the board was not 8MHZ (the crystal oscillator on the board used 8M).It's 13MHZ. At first I thought it was c...; 熊猫 Microcontroller MCU

Wince SD card plug and unplug problem: I encountered several problems when testing the SD card using Samsung's platform. I hope to get your help: 1. When inserting the SD card, the SD card folder will be displayed in the root directory; wh...; likyo Embedded System

Please help with msp430F5438 serial port debugging: Does anyone have a better way to learn his serial port? I really don't understand it... UCA0BR0 = 0x03; // 32kHz/9600=3.41 How is this calculated and why is it calculated like this UCA0BR1 = 0x00; // ...; 沫沫律 Microcontroller MCU

Does anyone have information on the principles of FPGA? ? Thank you very much!!: I am a beginner in FPGA and don't know much about the principles of programmable logic devices. Please help me....; baojinzhen FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components