EEWORLDEEWORLDEEWORLD

Part Number

Search

550CK11M2896DG

Description
VCXO; DIFF/SE; SINGLE FREQ; 10-1
CategoryPassive components    oscillator   
File Size458KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

550CK11M2896DG Online Shopping

Suppliers Part Number Price MOQ In stock  
550CK11M2896DG - - View Buy Now

550CK11M2896DG Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550CK11M2896DG Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT PACKAGE-6
Reach Compliance Codecompliant
Other featuresTRAY
Maximum control voltage3.3 V
Minimum control voltage
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate295 ppm
frequency stability100%
linearity10%
Manufacturer's serial numberSI550
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency160 MHz
Minimum operating frequency10 MHz
Nominal operating frequency11.2896 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
Output load15 pF
Maximum output low current32 mA
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.8mm
power supply3.3 V
Certification statusNot Qualified
Maximum slew rate75 mA
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1 . 4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si550
Improvement of reversing radar system
Reversing radar is now widely used, but there are often certain blind spots in the detection range. Due to the installation position of the radar probe, when the obstacle behind the car is too low, to...
sisi8881 Automotive Electronics
[Beijing] We need a hardware-based R&D engineer, focusing on information security!
Job responsibilities:1. Circuit schematic, PCB design, firmware program developmentQualifications:1. Bachelor degree or above, more than 1 year of work experience, graduated from electronics / communi...
lovelongmai Recruitment
STM32F107VC Golden Dragon Development Board Chapter 2 EXTI
[i=s]This post was last edited by Wangbao Electronics on 2015-4-10 10:41[/i] [b][size=6]Chapter 2 Golden Dragon 107[/font][font=宋体]——[/font][/font][/color][color=rgb(255, 0, 255)][font=宋体]EXTI[/font][...
旺宝电子 stm32/stm8
Magma Design Methodology Addresses 65nm Design Complexity
At the 65nm node, a single chip can contain hundreds of millions of gates. This high complexity makes the hierarchical design process extremely time-consuming and difficult to achieve yield requiremen...
FPGA小牛 FPGA/CPLD
Ask about USB host
After my development board is up, I insert a USB drive and it recognizes the harddisk. But if I insert it and boot, the system does not recognize the USB drive. How can I deal with this? How can I mak...
water0 Embedded System
Share the usage of DSP's finite word length effect
In digital signal processing implemented by dedicated hardware or computer software, the relevant parameters and the results of the operation process are stored in storage units with a finite word len...
fish001 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 532  2353  1823  2736  1510  11  48  37  56  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号