EEWORLDEEWORLDEEWORLD

Part Number

Search

P14TG-1212Z21H35M

Description
P14TG-XXXXZ2:1H35M 3.5 KV ISOLATED 3 W REGULATED DUAL OUTPUT DIP24
File Size137KB,2 Pages
ManufacturerPEAK electronics
Websitehttp://www.peak-electronics.de/
Download Datasheet Compare View All

P14TG-1212Z21H35M Overview

P14TG-XXXXZ2:1H35M 3.5 KV ISOLATED 3 W REGULATED DUAL OUTPUT DIP24

Telefon: +49 (0) 6135 931069
Telefax: +49 (0) 6135 931070
www.peak-electronics.de
info@peak-electronics.de
M6 SERIES
P14TG-XXXXZ2:1H35M 3.5 KV ISOLATED 3 W REGULATED DUAL OUTPUT DIP24
Available Inputs:
12, 24 and 48 VDC Wide Input 2:1
Available Outputs:
(+/-)3.3, 12, 15 and 18 VDC
Other specifications please enquire.
Electrical Specifications
(Typical at + 25° C, nominal input voltage, rated output current unless otherwise specified)
Input Specifications
Voltage range
Filter
Isolation Specifications
Rated voltage
Leakage current
Resistance
Capacitance
Output Specifications
Voltage accuracy
Ripple and noise (at 20 MHz BW)
Short circuit protection
Line voltage regulation
Load voltage regulation
Temperature coefficient
General Specifications
Efficiency
Switching frequency
Environmental Specifications
Operating temperature (ambient)
Storage temperature
Derating
Humidity
Cooling
Physical Characteristics
Dimensions
Weight
Case material
9 - 18 VDC (12 VDC), 18 - 36 VDC (24 VDC)
36 - 72 VDC (48 VDC)
Pi Network
3500 Vdc
1 mA
10
9
Ohm
80 pF typ.
+/- 1 % typ. +/-2% max.
60 mV p-p, max.
Continuous , restart automatic
+/- 0,5 % max.
+/- 0,5 % max.
+/- 0,02 % / °C
70 % to 85 %
250 KHz, typ.
-40°C to +85°C
- 55 °C to + 125 °C
See graph
Up to 90 %, non condensing
Free air convection
31,75 x 20,32 x 10,16 mm
1,25 x 0,80 x 0,40 inches
16.3 g
Nickel Coated Copper
Examples of Partnumbers/Modelcode
PART
NO.
INPUT
VOLTAGE
(VDC)
Nominal
INPUT
CURRENT
NO LOAD
INPUT
CURRENT
FULL
LOAD
OUTPUT
VOLTAGE
(VDC)
OUTPUT
CURRENT
(max. mA)
EFFICIENCY FULL
LOAD
(% TYP.)
P14TG-1205Z2:1H35M
P14TG-1212Z2:1H35M
P14TG-2405Z2:1H35M
P14TG-2412Z2:1H35M
P14TG-4805Z2:1H35M
P14TG-4812Z2:1H35M
P14TG-4815Z2:1H35M
9-18
9-18
18-36
18-36
36-72
36-72
36-72
16
16
16
16
15
15
15
338
325
164
158
83
79
79
+/- 5
+/- 12
+/- 5
+/- 12
+/-5
+/- 12
+/- 15
+/- 300
+/- 125
+/- 300
+/- 125
+/- 300
+/- 125
+/- 100
74
77
76
79
75
79
79

P14TG-1212Z21H35M Related Products

P14TG-1212Z21H35M P14TG-1205Z21H35M P14TG-2405Z21H35M P14TG-2412Z21H35M P14TG-4815Z21H35M P14TG-4812Z21H35M P14TG-4805Z21H35M
Description P14TG-XXXXZ2:1H35M 3.5 KV ISOLATED 3 W REGULATED DUAL OUTPUT DIP24 P14TG-XXXXZ2:1H35M 3.5 KV ISOLATED 3 W REGULATED DUAL OUTPUT DIP24 P14TG-XXXXZ2:1H35M 3.5 KV ISOLATED 3 W REGULATED DUAL OUTPUT DIP24 P14TG-XXXXZ2:1H35M 3.5 KV ISOLATED 3 W REGULATED DUAL OUTPUT DIP24 P14TG-XXXXZ2:1H35M 3.5 KV ISOLATED 3 W REGULATED DUAL OUTPUT DIP24 P14TG-XXXXZ2:1H35M 3.5 KV ISOLATED 3 W REGULATED DUAL OUTPUT DIP24 P14TG-XXXXZ2:1H35M 3.5 KV ISOLATED 3 W REGULATED DUAL OUTPUT DIP24
Altera's timing constraints
There is a 62.5Mhz clock clk_62M. I use the statement assign clk_62M_inv = ~clk_62M; to generate an inverse clock. The period of the clocks clk_62M and clk_62M_inv is 16ns. I want to constrain the ris...
lzxylwq FPGA/CPLD
A table showing the characteristics of several lightning protection components
A table showing the characteristics of several lightning protection components...
qwqwqw2088 Analogue and Mixed Signal
2440 streaming camera driver recording
I would like to ask, when using a 2440 streaming camera to drive recording, how can I determine in the application that a frame of data has been collected, so that I can read the data and then read th...
amu08 Embedded System
Pin status during FPGA configuration (repost)
Most of the answers are: when configuring, all pins are in Z state by default. Is this statement correct? Let me talk about the situation of several new products I use. Project background: switch sign...
eeleader FPGA/CPLD
769DISCO is in hand, roll up your sleeves and get to work, EEWORLD DIY Part 1
I am not a rich man, I live in poverty, but I received the coveted STM32F769DISCOVERY (what? Some forum friends were shocked, you dreamed of a garbage ST?), this express came from the heart of the mot...
lcofjp DIY/Open Source Hardware
Common impedance matching methods
[size=4][color=#000000][backcolor=white]1. Series terminal matching[/backcolor][/color][/size] [size=4][color=#000000][backcolor=white] [/backcolor][/color][/size] [size=4][color=#000000][backcolor=wh...
fish001 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 641  1690  383  1149  1900  13  35  8  24  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号