EEWORLDEEWORLDEEWORLD

Part Number

Search

550CK29M5000DGR

Description
VCXO; DIFF/SE; SINGLE FREQ; 10-1
CategoryPassive components    oscillator   
File Size458KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

550CK29M5000DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
550CK29M5000DGR - - View Buy Now

550CK29M5000DGR Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550CK29M5000DGR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT PACKAGE-6
Reach Compliance Codecompliant
Other featuresTAPE AND REEL
Maximum control voltage3.3 V
Minimum control voltage
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate295 ppm
frequency stability100%
linearity10%
Manufacturer's serial numberSI550
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency160 MHz
Minimum operating frequency10 MHz
Nominal operating frequency29.5 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
Output load15 pF
Maximum output low current32 mA
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.8mm
power supply3.3 V
Certification statusNot Qualified
Maximum slew rate75 mA
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1 . 4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si550
Soso is back! Hehe
I see there are a lot of unresolved issues on the Q messages, and I would like to say sorry to these friends.These days have been hard, mayloveJust got back today. :)...
soso Talking
How can I add MAC address modification to the web page of LM3S WEB server?
How can I modify the MAC address in the web page of LM3S WEB server? Thanks....
o0pingu0o Microcontroller MCU
Please help provide the code or download link for STM32 M0 to read and write AT24C256, thank you.
Please help provide the code or download link for STM32 M0 to read and write AT24C256, thank you....
一沙一世 stm32/stm8
【R7F0C809】Chapter 4 - Project Feasibility Analysis
Project name: Access control sign-in system based on fingerprint recognition. Project development equipment: ADS software, Visual Basic, Renesas R7F0C809, Friendly Arm MINI2440ARM development board, T...
陌路绝途 Renesas Electronics MCUs
File System (IV) Design of a Simple Digital Photo Frame
Article excerpt: "ARM Cortex-M0 starts here"Author: zhaojun_xfhttps://bbs.eeworld.com.cn/thread-324656-1-1.htmlWhen learning about the SPI bus, we have introduced the method of reading and writing SD ...
EEWORLD社区 NXP MCU
Cyclone III FPGA User Manual
Chapter1.CycloneIIIDevice Family Overview Chapter2.Logic Elements and Logic Array Blocks in the CycloneIII Device Family Chapter3.Memory Blocks in the CycloneIII Device Family Chapter4.Embedded Multip...
心仪 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1971  936  2206  2454  941  40  19  45  50  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号