B43305A5567M67 datasheet, PDF - EEWORLD Datasheet

B43305A5567M67: DescriptionCAP ALUM 560UF 20% 450V SNAP; CategoryPassive components; File Size683KB，20 Pages; ManufacturerEPCOS (TDK); Environmental Compliance

Download Datasheet Parametric View All

B43305A5567M67 Overview

CAP ALUM 560UF 20% 450V SNAP

Parameter Name	Attribute value
capacitance	560µF
Tolerance	±20%
Voltage - Rated	450V
ESR (equivalent series resistance)	240 milliohms @ 100Hz
Service life at different temperatures	2000 hours at 85°C
Operating temperature	-40°C ~ 85°C
polarization	polarization
grade	-
application	Universal
Ripple current @ low frequency	2.81A @ 100Hz
impedance	340 mOhms
lead spacing	0.394"（10.00mm）
size/dimensions	1.181" diameter (30.00mm)
Height - Installation (maximum)	2.047"（52.00mm）
Surface mount pad dimensions	-
Installation type	Through hole
Package/casing	Radial, Can - snap-in

Aluminum electrolytic capacitors

Snap-in capacitors

Series/Type:

Date:

B43305

December 2013

information contained therein without EPCOS' prior express consent is prohibited.

Learn Analog + Notes on Chapter 2 Equivalent Circuit Derivation of the Operational Amplifier Noise Optimization Handbook: [i=s] This post was last edited by dontium on 2015-1-23 11:24 [/i] [align=left]The following is a brief process of converting current noise into voltage noise: [/align] The op amp current noise circui...; lonerzf Analogue and Mixed Signal

Does anyone have a debugged VHDL program for the ONE-WIRE interface?: Dear experts, if anyone has a debugged VHDL program for the ONE-WIRE interface, please share it with me!...; eeleader FPGA/CPLD

Basic knowledge questions and answers about operational amplifiers: I saw this on the Internet and thought it was good, so I posted it on the forum to share. I don't know if anyone else has shared it before. If so, please notify the moderator or just delete it. I'll p...; xiaoding18 Analog electronics

ADuc7026 Learning-I/O: [i=s] This post was last edited by dj狂人 on 2015-1-8 16:31 [/i] Before we start to talk about how to operate the I/O of ADuc7026, let's talk about the things we need to pay attention to in programming....; dj狂人 ADI Reference Circuit

Is anyone doing data collection?: I am using FPGA for data acquisition. The specific idea is as follows: The front-end analog signal enters low-pass filtering, then converts single-ended to differential, and then sends it to 12bit/80M...; cuianbin FPGA/CPLD

I have questions about FIFO delay and shift register, please give me some advice!: My supervisor assigned me a project, and I was responsible for the following: On the ore conveyor belt, a linear CCD was used to record the size of the ore. The output signal was output through a seri...; shenqizhiren FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components