EEWORLDEEWORLDEEWORLD

Part Number

Search

534AAXXXXXXBGR

Description
CRYSTAL OSCILLATOR (XO) (10 MHZ TO 1.4 GHZ)
File Size180KB,10 Pages
ManufacturerSILABS
Websitehttp://www.silabs.com
Download Datasheet View All

534AAXXXXXXBGR Overview

CRYSTAL OSCILLATOR (XO) (10 MHZ TO 1.4 GHZ)

Si534
P
R E L I M I N A R Y
D
A TA
S
H E E T
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 6.
Applications
SONET/SDH
Networking
SD/HD video
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 5.
(Top View)
FS[1]
7
NC
OE
GND
1
2
3
8
FS[0]
6
5
4
V
DD
Description
The Si534 quad frequency XO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a low jitter clock at high frequencies. The Si534
is available with any-rate output frequency from 10 to 945 MHz and select
frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is
required for each output frequency, the Si534 uses one fixed crystal to
provide a wide range of output frequencies. This IC based approach allows
the crystal resonator to provide exceptional frequency stability and reliability.
In addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low jitter clocks in noisy environments
typically found in communication systems. The Si534 IC-based XO is factory
configurable for a wide variety of user specifications including frequency,
supply voltage, output format, and temperature stability. Specific
configurations are factory programmed at time of shipment, thereby
eliminating long lead times associated with custom oscillators.
CLK–
CLK+
(LVDS/LVPECL/CML)
FS[1]
7
NC
OE
GND
1
2
3
8
FS[0]
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
FS[1]
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
FS[0]
(CMOS)
OE
GND
Preliminary Rev. 0.4 5/06
Copyright © 2006 by Silicon Laboratories
Si534
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
【Meet friends by disassembling】Tektronix high-frequency active differential probe power supply disassembly
Recently, the Channel 2 of the power supply of Tektronix's active differential probe stopped working. So I disassembled it to have a look. To satisfy my curiosity. Front: It provides power supply for ...
dragongtr DIY/Open Source Hardware
Q: What kind of battery is usually used as a backup battery for power failure protection? Is there a 5V battery?
I checked and it seems to be a nickel-cadmium battery. There are 3.6V ones. Do you have 5V ones?...
jhz411 Embedded System
[Problem feedback] After deleting multiple redundant networks in TangDynasty ChipWatcher, the entire program crashes
After modifying the code, there are some redundant networks in ChipWatcher that need to be deleted. After choosing to delete, the entire program will crash. I have tried it many times and it crashes e...
littleshrimp Domestic Chip Exchange
Connection between F2812 and LCM1602
I have just started to learn F2812. The electrical characteristics seem to state that the I/O input should not exceed Vddio. I made a practice board by myself. After I finished it, I found that there ...
gp1288 Microcontroller MCU
4200 Pulsed IV Measurement CMOS Transistor Testing Starts
At the beginning of the test, the drain of the device under test ( DUT ) is biased by SMU2 and waits for the gate pulse to turn on the transistor to generate the drain current Id .A : Gate voltage pul...
Jack_ma Test/Measurement
The purpose of odd-number clock division
What is the use of odd-number clock division?...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2813  2795  1973  1481  2001  57  40  30  41  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号