5311R20KT2L.50FS datasheet, PDF

Datasheet> All Categories > The connector> 5311R20KT2L.50FS

5311R20KT2L.50FS: DescriptionPANEL MOUNT, MALE-FEMALE, RF STRAIGHT ADAPTER; CategoryThe connector; File Size71KB，3 Pages; ManufacturerETC

Download Datasheet Parametric View All

5311R20KT2L.50FS Overview

PANEL MOUNT, MALE-FEMALE, RF STRAIGHT ADAPTER

5311R20KT2L.50FS Parametric

Parameter Name	Attribute value
Contact materials	BERYLLIUM COPPER
Processing package description	ROHS COMPLIANT
Lead-free	Yes
EU RoHS regulations	Yes
state	ACTIVE
Options	GENERAL PURPOSE
Manufacturer Series	IN
Contact surface matching	gold
Contact coated terminals	gold
Adapter type	SMA-SMA
Impedance characteristics	50 ohm
Connection Type	RF linear adapter
Connector male and female	pin-jack
Coupling type	THREADED
Maximum operating frequency	18 GHz
Panel mounting	Yes
voltage standing wave ratio	1.25

Preview

Download Datasheet

View All

MODEL 5311

1-5/16” Diameter

Single Turn

Wirewound

Precision Potentiometer

ELECTRICAL

Resistance Range, Ohms

Standard Resistance Tolerance

Minimum Practical Resistance Tolerance

Independent Linearity

Minimum Practical Independent Linearity

Input Voltage

Power Rating, Watts

Dielectric Strength

Insulation Resistance, Minimum

Noise, Maximum

Actual Electrical Travel

Tap Tolerance

End Voltage, Maximum

ENVIRONMENTAL (MIL-R-12934)

10 to 44.6K

±3% (±5%

≤40

Ohms)

±1%

±0.5% (±1%

≤250

Ohms)

±1.0%,

≤40

Ohms

±0.75%, 41-99 Ohms

±0.5%, 100-249 Ohms

±0.25%,

≥250

Ohms

400Vdc not to exceed power rating

2.0 at 40°C derating to 0 at 85°C

1,000V rms

1,000 Megohms

100 Ohms (250 Ohms: RT

≤500

Ohms)

352° ±2 °Continuous model

350° ±2° Stop model

±1° (±2° <100 Ohms)

Linearity x Input Voltage

Operating Temperature Range

Temperature Cycling

Shock, 6ms Sawtooth

Vibration

Moisture Resistance

High Temperature Exposure

Rotational Load Life

Specifications subject to change without notice.

–25°C to +85°C

5 cycles, -25°C to +85°C (5%

∆R)

100G’s (0.1ms discontinuity max.)

10G’s, 10 to 500 Hz (5%

∆R,

0.1ms discontinuity max.)

Five 24 hour cycles (3%

∆R)

1,000 hours at 85°C (5%

∆R)

500K shaft rev. at rated wattage at 85°C (5%

∆R)

2-43

Model 5311

Recommended Resources

Infrared remote control switch circuit diagram composed of CD4017

Inspection circuit diagram for broken rotor bar of three-phase motor

Two-digit BCD addition and subtraction arithmetic unit

Hysteresis-free phase control circuit

blocking oscillator circuit

△Connection method Motor zero sequence voltage relay phase failure protection circuit

【EEWORLD takes you DIY】Digital photo frame project launched--recruiting: There are many electronic photo frames on the market now. It would be cool to give them to girls. But they are all very expensive. Since there are so many great people on the forum, we can DIY a copyc...; HDLWorld FPGA/CPLD

EEWORLD University ---- "Dialogue Communication Principles Video": "Principles of Dialogue Communication Video" : https://training.eeworld.com.cn/course/4520The tutorial takes the form of a dialogue, presenting a unique teaching style to the audience in the form of a...; 抛砖引玉 RF/Wirelessly

There is a huge difference in event prizes!: For some DIY activities, the prizes for spending time and effort are as valuable as those for simply downloading a document or filling out a form!...; 蓝雨夜 Talking

How to delete fan-out operation in allegro16.6: I am new to Allegro. I followed the tutorial and did a fan-out operation. Now I want to delete it, but I can't find how to delete it? Can anyone help me?...; 一战到底 PCB Design

Application and development of large-size silicon wafer backside grinding technology: Application and development of back grinding technology for large-size silicon wafers Abstract: Integrated circuit chips are constantly developing towards high density, high performance, light and thi...; ruopu PCB Design

Moderator, this program can't be compiled.: LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_ARITH.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY FRE_DIVE IS PORT (CLK : IN STD_LOGIC; D : IN STD_LOGIC_VECTOR(7 DOWNTO 0); H : OUT STD_...; zhuzhouren FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components