92HD68E1X5NDGXZAX datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> 92HD68E1X5NDGXZAX

92HD68E1X5NDGXZAX: DescriptionIC AUDIO CODEC HD 10CH 40-QFPN; Categorysemiconductor Analog mixed-signal IC; File Size2MB，372 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

92HD68E1X5NDGXZAX Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	92HD68E1X5NDGXZAX	-	-	View	Buy Now

92HD68E1X5NDGXZAX Overview

IC AUDIO CODEC HD 10CH 40-QFPN

92HD68E1X5NDGXZAX Parametric

Parameter Name	Attribute value
type	Audio, HD
Data interface	-
Resolution (bits)	24 b
ADC/DAC number	2 / 5
Trigonometric integral	none
Signal-to-noise ratio, ADC/DAC (db) (typ)	94 / 99
Dynamic range, ADC/DAC (db) (typ)	94 / 97
Voltage - Power, Analog	4.75 V ~ 5.25 V
Voltage - Power, Digital	3.135 V ~ 3.465 V
Operating temperature	0°C ~ 70°C
Installation type	surface mount
Package/casing	40-VFQFN Exposed Pad
Supplier device packaging	40-VFQFPN（5x5）

Preview

Download Datasheet

View All

DATASHEET

TEN CHANNEL HD AUDIO CODEC

Low Power Optimized for ECR15b and EuP

92HD68E

Features

•

10 Channels (5 stereo DACs and 2 stereo ADCs)

with 24-bit resolution

•

Supports full-duplex 7.1 audio and simultaneous VoIP

Description

The 92HD68E is a low power optimized, high fidelity,

10-channel audio codec compatible with Intel’s High

Definition (HD) Audio Interface.

The 92HD68E provides stereo 24-bit resolution with sample

rates up to 192kHz.

The 92HD68E provides high quality, HD Audio capability to

notebook and desktop PC applications.

•

ECR 15b and EuP low power support

Microsoft WLP premium logo compliant, per Logo

Point

8 analog ports with port presence detect + CD In

3 integrated headphone amps

4 adjustable VREF Out pins for microphone bias

Dual SPDIF for WLP compliant support of

simultaneous HDMI and SPDIF output

SPDIF Input

Digital microphone input (mono or stereo or quad)

High performance analog mixer

Support for 1.5V and 3.3V HDA signaling

Digital and Analog PC Beep to all outputs

48-pin QFP and 40-pad QFN RoHS packages

Block Diagram

Port A

Port B

Port C

Port D

Port E

Port F

Port G

Port H

SPDIF IN

SPDIF Out 1

SPDIF Out 2

High Definition Interface

DSP

SPDIF

Ports

V1.1 02/13

92HD68E

92HD68E

Ten channel HD Audio codec optimized for low power

TABLE OF CONTENTS

1. DESCRIPTION ........................................................................................................................ 12

1.1. Overview ..........................................................................................................................................12

1.2. Orderable Part Numbers ..................................................................................................................12

1.3. Block Diagram .................................................................................................................................13

2. DETAILED DESCRIPTION ..................................................................................................... 14

2.1. Port Functionality .............................................................................................................................14

2.1.1. Port Characteristics ............................................................................................................15

2.1.2. Vref_Out .............................................................................................................................16

2.1.3. Jack Detect ........................................................................................................................16

2.1.4. SPDIF Output .....................................................................................................................16

2.2. SPDIF Input .....................................................................................................................................18

2.3. Analog Mixer ....................................................................................................................................19

2.4. Input Multiplexers .............................................................................................................................20

2.5. ADC Multiplexers .............................................................................................................................20

2.6. Power Management .........................................................................................................................20

2.7. AFG D0 ............................................................................................................................................21

2.8. AFG D1 ............................................................................................................................................21

2.9. AFG D2 ............................................................................................................................................22

2.10. AFG D3 ..........................................................................................................................................22

2.10.1. AFG D3cold .....................................................................................................................22

2.11. Vendor Specific Function Group Power States D4/D5 ..................................................................22

2.12. Low-voltage HDA Signaling ...........................................................................................................23

2.13. Multi-channel capture ....................................................................................................................23

2.14. Digital Microphone Support ...........................................................................................................25

2.15. Analog PC-Beep ............................................................................................................................30

2.16. Digital PC-Beep .............................................................................................................................32

2.17. Headphone Drivers ........................................................................................................................32

2.18. EAPD .............................................................................................................................................33

2.19. GPIO ..............................................................................................................................................35

2.19.1. GPIO Pin mapping and shared functions .........................................................................35

2.19.2. SPDIF/GPIO Selection .....................................................................................................35

2.19.3. Digital Microphone/GPIO Selection .................................................................................36

2.19.4. Vref_Out/GPIO Selection .................................................................................................36

2.19.5. EAPD/SPDIF_IN/SPDIF_OUT/GPIO0 Selection .............................................................36

2.20. HD Audio ECR 15b support ...........................................................................................................36

2.21. Digital Core Voltage Regulator ......................................................................................................36

3. CHARACTERISTICS ............................................................................................................... 38

3.1. Electrical Specifications ...................................................................................................................38

3.1.1. Absolute Maximum Ratings ...............................................................................................38

3.1.2. Recommended Operating Conditions ................................................................................38

3.2. 92HD68E Analog Performance Characteristics ...............................................................................39

3.3. AC Timing Specs .............................................................................................................................43

3.3.1. HD Audio Bus Timing .........................................................................................................43

3.3.2. SPDIF Timing .....................................................................................................................43

3.3.3. Digital Microphone Timing .................................................................................................44

3.3.4. GPIO Characteristics .........................................................................................................44

4. FUNCTIONAL BLOCK DIAGRAMS ....................................................................................... 45

4.1. 48QFP .............................................................................................................................................45

4.2. 40QFN .............................................................................................................................................46

5. WIDGET BLOCK DIAGRAM ................................................................................................... 47

6. PORT CONFIGURATIONS ..................................................................................................... 48

6.1. Pin Configuration Default Register Settings .....................................................................................49

7. WIDGET INFORMATION ........................................................................................................ 50

7.1. Widget List .......................................................................................................................................51

7.2. Root (NID = 00h): VendorID ............................................................................................................52

7.3. Remaining Widget information to be available in future datasheet update ......................................52

7.4. Root (NID = 00h): RevID ..................................................................................................................53

V1.1 02/13

92HD68E

92HD68E

Ten channel HD Audio codec optimized for low power

7.4.1. Root (NID = 00h): NodeInfo ...............................................................................................53

7.5. AFG (NID = 01h): NodeInfo .............................................................................................................54

7.5.1. AFG (NID = 01h): FGType .................................................................................................55

7.5.2. AFG (NID = 01h): AFGCap ................................................................................................55

7.5.3. AFG (NID = 01h): PCMCap ...............................................................................................56

7.5.4. AFG (NID = 01h): StreamCap ............................................................................................58

7.5.5. AFG (NID = 01h): InAmpCap .............................................................................................58

7.5.6. AFG (NID = 01h): PwrStateCap .........................................................................................59

7.5.7. AFG (NID = 01h): GPIOCnt ...............................................................................................60

7.5.8. AFG (NID = 01h): OutAmpCap ..........................................................................................61

7.5.9. AFG (NID = 01h): PwrState ...............................................................................................62

7.5.10. AFG (NID = 01h): UnsolResp ..........................................................................................63

7.5.11. AFG (NID = 01h): GPIO ...................................................................................................63

7.5.12. AFG (NID = 01h): GPIOEn ...............................................................................................64

7.5.13. AFG (NID = 01h): GPIODir ..............................................................................................65

7.5.14. AFG (NID = 01h): GPIOWakeEn .....................................................................................66

7.5.15. AFG (NID = 01h): GPIOUnsol ..........................................................................................68

7.5.16. AFG (NID = 01h): GPIOSticky .........................................................................................69

7.5.17. AFG (NID = 01h): SubID ..................................................................................................70

7.5.18. AFG (NID = 01h): GPIOPlrty ............................................................................................70

7.5.19. AFG (NID = 01h): GPIODrive ...........................................................................................72

7.5.20. AFG (NID = 01h): DMic ....................................................................................................73

7.5.21. AFG (NID = 01h): DACMode ...........................................................................................74

7.5.22. AFG (NID = 01h): ADCMode ...........................................................................................76

7.5.23. AFG (NID = 01h): EAPD ..................................................................................................76

7.5.24. AFG (NID = 01h): PortUse ...............................................................................................78

7.5.25. AFG (NID = 01h): VSPwrState .........................................................................................79

7.5.26. AFG (NID = 01h): AnaPort ...............................................................................................79

7.5.27. AFG (NID = 01h): AnaBeep .............................................................................................80

7.5.28. AFG (NID = 01h): Reset ...................................................................................................81

7.6. PortA (NID = 0Ah): WCap ................................................................................................................82

7.6.1. PortA (NID = 0Ah): PinCap ................................................................................................83

7.6.2. PortA (NID = 0Ah): ConLst .................................................................................................85

7.6.3. PortA (NID = 0Ah): ConLstEntry0 ......................................................................................85

7.6.4. PortA (NID = 0Ah): InAmpLeft ............................................................................................86

7.6.5. PortA (NID = 0Ah): InAmpRight .........................................................................................86

7.6.6. PortA (NID = 0Ah): ConSelectCtrl ......................................................................................87

7.6.7. PortA (NID = 0Ah): PwrState .............................................................................................87

7.6.8. PortA (NID = 0Ah): PinWCntrl ............................................................................................88

7.6.9. PortA (NID = 0Ah): UnsolResp ..........................................................................................89

7.6.10. PortA (NID = 0Ah): ChSense ...........................................................................................90

7.6.11. PortA (NID = 0Ah): EAPDBTLLR .....................................................................................90

7.6.12. PortA (NID = 0Ah): ConfigDefault ....................................................................................91

7.7. PortB (NID = 0Bh): WCap ................................................................................................................94

7.7.1. PortB (NID = 0Bh): PinCap ................................................................................................95

7.7.2. PortB (NID = 0Bh): ConLst .................................................................................................97

7.7.3. PortB (NID = 0Bh): ConLstEntry0 ......................................................................................97

7.7.4. PortB (NID = 0Bh): ConSelectCtrl ......................................................................................98

7.7.5. PortB (NID = 0Bh): InAmpLeft ............................................................................................98

7.7.6. PortB (NID = 0Bh): InAmpRight .........................................................................................99

7.7.7. PortB (NID = 0Bh): PwrState .............................................................................................99

7.7.8. PortB (NID = 0Bh): PinWCntrl ..........................................................................................100

7.7.9. PortB (NID = 0Bh): UnsolResp ........................................................................................101

7.7.10. PortB (NID = 0Bh): ChSense .........................................................................................102

7.7.11. PortB (NID = 0Bh): EAPDBTLLR ...................................................................................102

7.7.12. PortB (NID = 0Bh): ConfigDefault ..................................................................................103

7.8. PortC (NID = 0Ch): WCap .............................................................................................................106

7.8.1. PortC (NID = 0Ch): PinCap ..............................................................................................107

7.8.2. PortC (NID = 0Ch): ConLst ..............................................................................................108

V1.1 02/13

92HD68E

92HD68E

Ten channel HD Audio codec optimized for low power

7.8.3. PortC (NID = 0Ch): ConLstEntry0 ....................................................................................109

7.8.4. PortC (NID = 0Ch): InAmpLeft .........................................................................................110

7.8.5. PortC (NID = 0Ch): InAmpRight .......................................................................................110

7.8.6. PortC (NID = 0Ch): ConSelectCtrl ...................................................................................111

7.8.7. PortC (NID = 0Ch): PwrState ...........................................................................................111

7.8.8. PortC (NID = 0Ch): PinWCntrl .........................................................................................112

7.8.9. PortC (NID = 0Ch): UnsolResp ........................................................................................113

7.8.10. PortC (NID = 0Ch): ChSense .........................................................................................113

7.8.11. PortC (NID = 0Ch): EAPDBTLLR ...................................................................................114

7.8.12. PortC (NID = 0Ch): ConfigDefault ..................................................................................114

7.9. PortD (NID = 0Dh): WCap .............................................................................................................118

7.9.1. PortD (NID = 0Dh): PinCap ..............................................................................................119

7.9.2. PortD (NID = 0Dh): ConLst ..............................................................................................121

7.9.3. PortD (NID = 0Dh): ConLstEntry0 ....................................................................................121

7.9.4. PortD (NID = 0Dh): InAmpLeft .........................................................................................122

7.9.5. PortD (NID = 0Dh): InAmpRight .......................................................................................122

7.9.6. PortD (NID = 0Dh): ConSelectCtrl ...................................................................................123

7.9.7. PortD (NID = 0Dh): PwrState ...........................................................................................123

7.9.8. PortD (NID = 0Dh): PinWCntrl .........................................................................................124

7.9.9. PortD (NID = 0Dh): UnsolResp ........................................................................................125

7.9.10. PortD (NID = 0Dh): ChSense .........................................................................................125

7.9.11. PortD (NID = 0Dh): EAPDBTLLR ...................................................................................126

7.9.12. PortD (NID = 0Dh): ConfigDefault ..................................................................................126

7.10. PortE (NID = 0Eh): WCap ............................................................................................................130

7.10.1. PortE (NID = 0Eh): PinCap ............................................................................................131

7.10.2. PortE (NID = 0Eh): ConLst .............................................................................................133

7.10.3. PortE (NID = 0Eh): ConLstEntry0 ..................................................................................133

7.10.4. PortE (NID = 0Eh): InAmpLeft ........................................................................................134

7.10.5. PortE (NID = 0Eh): InAmpRight .....................................................................................134

7.10.6. PortE (NID = 0Eh): ConSelectCtrl ..................................................................................135

7.10.7. PortE (NID = 0Eh): PwrState .........................................................................................135

7.10.8. PortE (NID = 0Eh): PinWCntrl ........................................................................................136

7.10.9. PortE (NID = 0Eh): UnsolResp ......................................................................................137

7.10.10. PortE (NID = 0Eh): ChSense .......................................................................................137

7.10.11. PortE (NID = 0Eh): EAPDBTLLR .................................................................................138

7.10.12. PortE (NID = 0Eh): ConfigDefault ................................................................................138

7.11. PortF (NID = 0Fh): WCap ............................................................................................................142

7.11.1. PortF (NID = 0Fh): PinCap .............................................................................................143

7.11.2. PortF (NID = 0Fh): ConLst .............................................................................................145

7.11.3. PortF (NID = 0Fh): ConLstEntry0 ...................................................................................145

7.11.4. PortF (NID = 0Fh): InAmpLeft ........................................................................................146

7.11.5. PortF (NID = 0Fh): InAmpRight ......................................................................................146

7.11.6. PortF (NID = 0Fh): ConSelectCtrl ..................................................................................147

7.11.7. PortF (NID = 0Fh): PwrState ..........................................................................................147

7.11.8. PortF (NID = 0Fh): PinWCntrl ........................................................................................148

7.11.9. PortF (NID = 0Fh): UnsolResp .......................................................................................149

7.11.10. PortF (NID = 0Fh): ChSense ........................................................................................149

7.11.11. PortF (NID = 0Fh): EAPDBTLLR .................................................................................150

7.11.12. PortF (NID = 0Fh): ConfigDefault .................................................................................150

7.12. PortG (NID = 10h): WCap ............................................................................................................153

7.12.1. PortG (NID = 10h): PinCap ............................................................................................154

7.12.2. PortG (NID = 10h): ConLst .............................................................................................156

7.12.3. PortG (NID = 10h): ConLstEntry0 ..................................................................................156

7.12.4. PortG (NID = 10h): InAmpLeft ........................................................................................157

7.12.5. PortG (NID = 10h): InAmpRight .....................................................................................157

7.12.6. PortG (NID = 10h): ConSelectCtrl ..................................................................................158

7.12.7. PortG (NID = 10h): PwrState .........................................................................................158

7.12.8. PortG (NID = 10h): PinWCntrl ........................................................................................159

7.12.9. PortG (NID = 10h): UnsolResp ......................................................................................160

V1.1 02/13

92HD68E

92HD68E1X5NDGXZAX Related Products

	92HD68E1X5NDGXZAX	92HD68E1X5NDGXZAX8
Description	IC AUDIO CODEC HD 10CH 40-QFPN	IC AUDIO CODEC HD 10CH 40-QFPN
type	Audio, HD	Audio, HD
Resolution (bits)	24 b	24 b
ADC/DAC number	2 / 5	2 / 5
Trigonometric integral	none	none
Signal-to-noise ratio, ADC/DAC (db) (typ)	94 / 99	94 / 99
Dynamic range, ADC/DAC (db) (typ)	94 / 97	94 / 97
Voltage - Power, Analog	4.75 V ~ 5.25 V	4.75 V ~ 5.25 V
Voltage - Power, Digital	3.135 V ~ 3.465 V	3.135 V ~ 3.465 V
Operating temperature	0°C ~ 70°C	0°C ~ 70°C
Installation type	surface mount	surface mount
Package/casing	40-VFQFN Exposed Pad	40-VFQFN Exposed Pad
Supplier device packaging	40-VFQFPN（5x5）	40-VFQFPN（5x5）

Recommended Resources

Light control light lighting circuit

Double tuned amplifierb

Always ready power circuit

Computer RS-232 serial interface current loop circuit

820e computer motherboard circuit diagram_07

A digital power amplifier circuit

TD terminal testers have their own advantages and performance and price are the points of competition: The rise of TD-SCDMA industry in China has put forward higher requirements for test instruments, and test manufacturers have also been constantly adapting to the situation and launching new products. ...; clj2004000 Test/Measurement

Helmet MP3 player: An MP3 digital audio player with 1G storage capacity, compatible with all customized music services: Napster To Go, Microsoft PlaysForSure, Janus, Rhapsody To Go, Yahoo Music Unlimited, Sony Connect...; 小丸子 Creative Market

A novice asks for advice: OK6410 development board wince6.0 development QT program: OK6410 development board comes with Wince6 operating system, and the development environment has installed the SDK that comes with the development board. Can I use vs2008 to develop QT programs? Do I ...; yanbing_90 Embedded System

Allow ubinascii.crc32() function in rp2/stm32: In the latest update, the rp2 and stm32 ports can enable the ubinascii.crc32() function via MICROPY_PY_UBINASCII_CRC32, which will add about 90 bytes to the flash space.https://github.com/micropython/...; dcexpert MicroPython Open Source section

I want to work in the embedded driver field, but from the application perspective, should I be a software engineer or a hardware engineer?: As the title says, I am a fresh graduate who will graduate soon. I have studied MCU in college and done some small experiments. I am good at C programming and can control the hardware accordingly. I w...; amanonline Embedded System

How to calculate the timing of msp430?: TACTL |= TASSEL_2 + ID_3 + MC_1; //Counting clock selects SMLK=8MHz, which is 1MHz after 1/8 division interrupt void PORT1_ISR(void) { if(P1IFG & 0x0f) { switch(P1IFG) { case 0x01: if(keyin == 0x0e) /...; 灵山 Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components