EEWORLDEEWORLDEEWORLD

Part Number

Search

511NCA100M000BAG

Description
SINGLE FREQUENCY XO, OE PIN 1
CategoryPassive components   
File Size683KB,31 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

511NCA100M000BAG Online Shopping

Suppliers Part Number Price MOQ In stock  
511NCA100M000BAG - - View Buy Now

511NCA100M000BAG Overview

SINGLE FREQUENCY XO, OE PIN 1

511NCA100M000BAG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency100MHz
Functionenable/disable
outputCMOS
Voltage - Power3.3V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)26mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.197" long x 0.126" wide (5.00mm x 3.20mm)
Height - Installation (maximum)0.050"(1.28mm)
Current - Power (disabled) (maximum)18mA
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si510/511
The role of modern technology in electronic information engineering
At present, electronic information engineering is a modern product of informatization. It perfectly combines electronic technology and communication information technology and applies it to various fi...
a84226a Real-time operating system RTOS
430F149
Why is UTXIE0 not enabled when sending characters from PC to 430 in MSP430F149? The function can be realized even if the interrupt is not enabled. Thank you QQ732068350...
tanying41 Microcontroller MCU
Analysis of the working mechanism of Linux character device driver
[align=left][color=rgb(34, 34, 34)][font=sans-serif][size=10.5pt]1 [font=宋体]Theme of this article[/font][/size][/font][/color] [color=rgb(34, 34, 34)][font=sans-serif][size=10.5pt] [font=宋体]This artic...
edu1182016 Linux and Android
ISE step-by-step tutorial
I am familiar with ALTERA's Quartus II and Xilinx's Vivado, but I have never used Xilinx's ISE. After trying it a few times, I found it a bit difficult to use. I would like to see if anyone has those ...
不足论 FPGA/CPLD
[Help] passthru output packet content
I've been studying NDIS recently, so I read the book Windows Firewall and Network Packet Interception Technology. There is a source program called xpassthru in it. It can debug and output the received...
heqin509 Embedded System
ADI Award-winning Live Broadcast: Voltage Reference Product Technology and Application Selection July 25th 10:00-11:30 am Don't miss it~
ADI Award-winning Live Broadcast: Voltage Reference Product Technology and Application SelectionJuly 25th 10:00-11:30 am Don't miss it~Click here to register for the live broadcastLive broadcast time:...
EEWORLD社区 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2281  2311  336  1960  2599  46  47  7  40  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号