8T49N241-004NLGI datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> 8T49N241-004NLGI

8T49N241-004NLGI: DescriptionIC WIRELESS; Categorysemiconductor Analog mixed-signal IC; File Size1MB，67 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/; Environmental Compliance

Download Datasheet Parametric View All

8T49N241-004NLGI Overview

IC WIRELESS

8T49N241-004NLGI Parametric

Parameter Name	Attribute value
Installation type	surface mount
Package/casing	40-VFQFN Exposed Pad
Supplier device packaging	40-VFQFPN（6x6）

Preview

Download Datasheet

View All

FemtoClock

NG Universal Frequency

Translator

Description

The 8T49N241 has one fractional-feedback PLL that can be used as

a jitter attenuator and frequency translator. It is equipped with one

integer and three fractional output dividers, allowing the generation of

up to four different output frequencies, ranging from 8kHz to 1GHz.

These frequencies are completely independent of each other, the

input reference frequencies, and the crystal reference frequency. The

device places virtually no constraints on input to output frequency

conversion, supporting all FEC rates, including the new revision of

ITU-T Recommendation G.709 (2009), most with 0ppm conversion

error. The outputs may select among LVPECL, LVDS, HCSL or

LVCMOS output levels.

This makes it ideal to be used in any frequency synthesis application,

including 1G, 10G, 40G and 100G Synchronous Ethernet, OTN, and

SONET/SDH, including ITU-T G.709 (2009) FEC rates.

The 8T49N241 accepts up to two differential or single-ended input

clocks and a fundamental-mode crystal input. The internal PLL can

lock to either of the input reference clocks or just to the crystal to

behave as a frequency synthesizer. The PLL can use the second

input for redundant backup of the primary input reference, but in this

case, both input clock references must be related in frequency.

The device supports hitless reference switching between input

clocks. The device monitors both input clocks for Loss of Signal

(LOS), and generates an alarm when an input clock failure is

detected. Automatic and manual hitless reference switching options

are supported. LOS behavior can be set to support gapped or

un-gapped clocks.

The 8T49N241 supports holdover. The holdover has an initial

accuracy of ±50ppB from the point where the loss of all applicable

input reference(s) has been detected. It maintains a historical

average operating point for the PLL that may be returned to in

holdover at a limited phase slope.

The PLL has a register-selectable loop bandwidth from 0.2Hz to

6.4kHz.

The device supports Output Enable & Clock Select inputs and Lock,

Holdover & LOS status outputs.

The device is programmable through an I

C interface. It also supports

C master capability to allow the register configuration to be read

from an external EEPROM.

Programming with IDT’s

Timing Commander

software is

recommended for optimal device performance. Factory

pre-programmed devices are also available.

8T49N241

Datasheet

Typical Applications

• OTN or SONET / SDH equipment

• Gigabit and Terabit IP switches / routers including Synchronous

Ethernet

• Video broadcast

Features

• Supports SDH/SONET and Synchronous Ethernet clocks including

all FEC rate conversions

• 0.35ps RMS Typical Jitter (including spurs): 12kHz to 20MHz

• Operating Modes: Synthesizer, Jitter Attenuator

• Operates from a 10MHz to 50MHz fundamental-mode crystal or a

10MHz to 125MHz external oscillator

• Initial holdover accuracy of +50ppb.

• Accepts up to 2 LVPECL, LVDS, LVHSTL or LVCMOS input clocks

• Accepts frequencies ranging from 8kHz to 875MHz

• Auto and manual clock selection with hitless switching

• Clock input monitoring including support for gapped clocks

• Phase-slope limiting and fully hitless switching options to control

output clock phase transients

• Generates four LVPECL / LVDS / HCSL or eight LVCMOS output

clocks

• Output frequencies ranging from 8kHz up to 1.0GHz

(differential)

• Output frequencies ranging from 8kHz to 250MHz (LVCMOS)

• One integer divider ranging from ÷4 to ÷786,420

• Three fractional output dividers (see

Section, “Output Dividers”)

• Programmable loop bandwidth settings from 0.2Hz to 6.4kHz

• Optional fast-lock function

• Four General Purpose I/O pins with optional support for status &

control:

• Two Output Enable control inputs provide control over the four

clocks

• Manual clock selection control input

• Lock, Holdover and Loss-of-Signal alarm outputs

• Open-drain Interrupt pin

• Register programmable through I

C or via external I

C EEPROM

• Full 2.5V or 3.3V supply modes, 1.8V support for LVCMOS outputs,

GPIO and control pins

• -40°C to 85°C ambient operating temperature

• Package: 40-VFQFPN, lead-free (RoHS 6)

June 7, 2018

Recommended Resources

Memory interface circuit example

TTL driver thyristor circuit

Huifeng W500 multi-pump water supply system circuit

DC inverter circuit diagram

Telephone analog off-hook circuit

555 novel long timing circuit

[Labview Concept] Reference Trigger: Reference Trigger is a type of trigger that is often confused. It is not equivalent to Stop Trigger. Through Reference Trigger, we can obtain a specified number of acquisition points before and after ...; 安_然 Test/Measurement

How to locate device.exe memory leak: Mine is 2B+D. . When there is a large amount of data transmission, an error will occur: Data Abort: Thread=83c6919c Proc=81986d30 'device.exe' AKY=00000005 PC=01ea14e8 RA=01ea14f4 BVA=060305a2 FSR=000...; newniu05 Embedded System

About server construction: Does anyone have the information on setting up a linux3.2 lighttpd server? Please pass it on to me. Email: [email]84395064@qq.com[/email] xiexie Thank you very much....; qq84395064 Linux and Android

Circuit diagram analysis for my graduation project. Thank you everyone: Please help me. This is for my graduation project. I need to analyze the principle, process, ideas, and calculations. Thank you....; chenwnchan Analog electronics

[Recruitment] Software Engineer - Headhunter Position: [font=宋体][size=10.5pt]Company background: A large domestic IT company[/size][/font] [font=宋体][size=10.5pt]Work location: Shanghai[/size][/font] [font=宋体][size=10.5pt]Salary range: OPEN[/size][/font] [...; tricybaby Recruitment

Friends who are learning Stellaris, come and participate!: So far, most of the tasks have been taken by friends in the forum. Only two small tasks are still waiting for people who want to learn from him to take them.If you are also learning Stellaris, come an...; soso Microcontroller MCU

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components