EEWORLDEEWORLDEEWORLD

Part Number

Search

532AB000302DGR

Description
DUAL FREQUENCY XO, OE PIN 2
CategoryPassive components    oscillator   
File Size457KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

532AB000302DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
532AB000302DGR - - View Buy Now

532AB000302DGR Overview

DUAL FREQUENCY XO, OE PIN 2

532AB000302DGR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codecompliant
Oscillator typeLVPECL
Si532
R
EVISION
D
D
U A L
F
REQUENCY
C
R Y S TA L
O
SCILLATOR
(X O )
(10 M H
Z TO
1 . 4 G H
Z
)
Features
Available with any-frequency output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
Two selectable output frequencies
rd
®
3 generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
FS
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si532 dual frequency XO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a low jitter clock at high frequencies. The Si532 is
available with any-frequency output frequency from 10 to 945 MHz and select
frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is
required for each output frequency, the Si532 uses one fixed crystal
frequency to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The Si532 IC
based XO is factory configurable for a wide variety of user specifications
including frequency, supply voltage, output format, and temperature stability.
Specific configurations are factory programmed at time of shipment, thereby
eliminating long lead times associated with custom oscillators.
CLK–
CLK+
(LVDS/LVPECL/CML)
FS
OE
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
(CMOS)
Fixed
Frequency
XO
Any-frequency
10–1400 MHz
DSPLL
®
Clock
Synthesis
FS
OE
GND
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si532
Awesome, this MSP430 is optimized for sensing and measurement!
[size=5][url=https://bbs.eeworld.com.cn/huodongform/index.php?id=58]>>Live broadcast now (June 7, 10:00-11:00)[/url][/size][size=5] [/size] [align=center][align=left][size=7][color=#ff0000]MSP430FR235...
soso Microcontroller MCU
[LPC54102] Details on FFT and using the DSP FFT library on M4
[i=s]This post was last edited by weizhongc on 2015-4-28 01:28[/i] I made a spectrum display a few days ago. I really wanted to give it to my girlfriend. I spent several nights making it, but I decide...
weizhongc NXP MCU
17 "Ten Thousand Miles" Raspberry Pi Car——VSCode Learning (Compiling and Debugging)
I've been programming in C++ recently, and I'm increasingly aware of the importance of having an IDE. Fortunately, I can use VSCode on the Raspberry Pi system. This software is much more complicated t...
lb8820265 Creative Market
Analysis and solution of common problems in L6562 single-stage PFC design
[size=3]L6562 single-stage PFC design common problems analysis and solutions[/size][p=null, 2, left][color=rgb(62, 62, 62)]I believe that most friends who are engaged in power supply design have come ...
木犯001号 Power technology
[Help] How to convert a 56MHZ sinusoidal signal (center point 0 level) into TTL or CMOS level?
Ask an expert: [Help] How to convert a 56MHZ sinusoidal signal (center point 0 level) into TTL or CMOS level? I want to use FPGA to count a 56MHZ sinusoidal signal (center point 0 level). The center p...
nios2xzb Analog electronics
CRC check problem
I experimented with the CRC16 routine of NXP810 and found that LPC_CRC->WR_DATA_WORD = 0x3534; if (LPC_CRC->SUM != 0xD7D6) { /* §°LED */ while (1) { LPC_GPIO_PORT->PIN0 &= ~LED; /* LED */ myDelay(100)...
chenbingjy NXP MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 915  1785  1262  1993  1608  19  36  26  41  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号