EEWORLDEEWORLDEEWORLD

Part Number

Search

PI74FCT163373

Description
Fast CMOS 3.3V 16-Bit Transparent Latch
File Size53KB,5 Pages
ManufacturerPericom Semiconductor Corporation (Diodes Incorporated)
Websitehttps://www.diodes.com/
Download Datasheet View All

PI74FCT163373 Overview

Fast CMOS 3.3V 16-Bit Transparent Latch

21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74FCT163373
3.3V 16-BIT TRANSPARENT LATCH
PI74FCT163373
Fast CMOS 3.3V 16-Bit
Transparent Latch
Product Features
• Advanced Low Power CMOS Operation
• Can serve as a 5V to 3V translator
• Excellent output drive capability:
Balanced drives (24mA sink and source)
Compatible with LVC
TM
class of products.
• Pin compatible with industry standard
double-density pinouts
• Low ground bounce outputs
• Hysteresis on all inputs
• Industrial operating temperature range: –40°C to +85°C
• Inputs can be driven by 3.3V or 5V devices
• Multiple center pin and distributed Vcc/GND pins
minimizing switching noise
• Packages available:
– 48-pin 240 mil wide plastic TSSOP (A)
– 48-pin 300 mil wide plastic SSOP (V)
– 48-pin 173 mil wide plastic TVSOP (K)
• Device models available on request
Product Description
Pericom Semiconductor’s PI74FCT series of logic circuits are
produced in the Company’s advanced 0.6 micron CMOS
technology, achieving industry leading speed grades.
The PI74FCT163373 is a 16-bit transparent latch designed with
3-state outputs and are intended for bus oriented applications. The
Output Enable and Latch Enable controls are organized to operate
as two 8-bit latches or one 16-bit latch. When Latch Enable (LE)
is HIGH, the flip-flops appear transparent to the data. The data that
meets the set-up time when LE is LOW is latched. When OE is
HIGH, the bus output is in the high impedance state.
Logic Block Diagram
1
OE
2
OE
1
LE
2
LE
1
D
0
D
1
O
0
2
D
0
D
2
O
0
C
C
TO 7 OTHER CHANNELS
TO 7 OTHER CHANNELS
1
PS2055B
01/18/99

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2512  20  2197  1619  1488  51  1  45  33  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号