EEWORLDEEWORLDEEWORLD

Part Number

Search

531RA201M000DGR

Description
LVPECL Output Clock Oscillator, 201MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531RA201M000DGR Overview

LVPECL Output Clock Oscillator, 201MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RA201M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency201 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
[Atmel SAM R21 Creative Competition Weekly Plan] + BitCloud_SAMR21_3_2_0 is now available for download!
[Atmel SAM R21 Creative Competition Weekly Plan] + BitCloud_SAMR21_3_2_0 is now available for download! [url=http://www.atmel.com/tools/bitcloud-zigbeepro.aspx]http://www.atmel.com/tools/bitcloud-zigb...
蓝雨夜 Microchip MCU
Oscilloscope measurement of automobile CAN-BUS bus signal and waveform analysis
With the increasing number of automotive electronic devices, it is a reliable and economical approach to use serial bus to achieve multi-channel transmission and form an automotive electronic network....
Micsig麦科信 Automotive Electronics
Problems encountered when laying copper
I would like to ask the experts why I cannot lay copper when I do not select any network, but I can lay copper when I randomly select a GND network. Why? :congratulate:...
冷冷阿 PCB Design
【LPC54100】Running event-driven architecture on M0
This is my first time to use asymmetric dual-core MCU. Since I was not familiar with many knowledge before, I encountered many problems in the past three days. Now I finally got the event-driven runni...
le062 NXP MCU
I created a new schematic library in AD10, but it is like this every time I open it. I can’t edit it. What is wrong with the settings? ? ?
[table=98%] [tr][td]I hope every stranger who has helped me is happy every day[/td][/tr] [/table]...
pear梨梨 PCB Design
[TI C2000 usage experience] + Tips on address guidance
[i=s]This post was last edited by led2015 on 2015-4-24 01:37[/i] When I first used C2000, I also encountered some things that I didn't understand, but I figured them out slowly by myself. I was lucky ...
led2015 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 93  1667  1320  365  2365  2  34  27  8  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号