3D7324D-20 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 3D7324D-20

3D7324D-20: DescriptionMONOLITHIC QUADRUPLE FIXED DELAY LINE; Categorylogic logic; File Size136KB，4 Pages; ManufacturerData Delay Devices; Environmental Compliance

Download Datasheet Parametric View All

3D7324D-20 Overview

MONOLITHIC QUADRUPLE FIXED DELAY LINE

3D7324D-20 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	SOIC
package instruction	0.150 INCH, ROHS COMPLIANT, SOIC-14
Contacts	14
Reach Compliance Code	compli
series	7324
Input frequency maximum value (fmax)	16.7 MHz
JESD-30 code	R-PDSO-G14
length	8.695 mm
Logic integrated circuit type	ACTIVE DELAY LINE
Number of functions	1
Number of taps/steps	4
Number of terminals	14
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
programmable delay line	NO
Certification status	Not Qualified
Maximum seat height	1.82 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	20 ns
width	3.9 mm
Base Number Matches	1

Preview

Download Datasheet

View All

3D7324

MONOLITHIC QUADRUPLE

FIXED DELAY LINE

(SERIES 3D7324)

FEATURES

•

All-silicon, low-power CMOS technology

TTL/CMOS compatible inputs and outputs

Vapor phase, IR and wave solderable

Auto-insertable (DIP pkg.)

Low ground bounce noise

Leading- and trailing-edge accuracy

Delay range:

6 through 6000ns

Delay tolerance:

2% or 1.0ns

Temperature stability:

±3%

typ (-40C to 85C)

Vdd stability:

±1%

typical (4.75V to 5.25V)

Minimum input pulse width:

20% of total delay

14-pin Gull-Wing available as drop-in

replacement for hybrid delay lines

N/C

GND

PACKAGES

VDD

N/C

GND

VDD

N/C

3D7324-xx

DIP

3D7324G-xx Gull-Wing

3D7324D-xx

SOIC

(150 Mil)

For mechanical dimensions, click

here

For package marking details, click

here

FUNCTIONAL DESCRIPTION

The 3D7324 Quadruple Delay Line product family consists of fixed-

delay CMOS integrated circuits. Each package contains four matched,

independent delay lines. Delay values can range from 6ns through

6000ns. The input is reproduced at the output without inversion,

shifted in time as per the user-specified dash number. The 3D7324 is

TTL- and CMOS-compatible, capable of driving ten 74LS-type loads,

and features both rising- and falling-edge accuracy.

The all-CMOS 3D7324 integrated circuit has been designed as a

reliable, economic alternative to hybrid TTL fixed delay lines. It is

offered in a standard 14-pin auto-insertable DIP and a space saving

surface mount 14-pin SOIC.

PIN DESCRIPTIONS

VDD

GND

N/C

Delay Line 1 Input

Delay Line 2 Input

Delay Line 3 Input

Delay Line 4 Input

Delay Line 1 Output

Delay Line 2 Output

Delay Line 3 Output

Delay Line 4 Output

+5 Volts

Ground

No Connection

TABLE 1: PART NUMBER SPECIFICATIONS

DIP-14

3D7324

-6

-8

-10

-15

-20

-25

-30

-40

-50

-100

-200

-500

-1000

-6000

PART NUMBER

DIP-14

SOIC-14

3D7324G 3D7324D

-6

-8

-10

-15

-20

-25

-30

-40

-50

-100

-200

-500

-1000

-6000

DELAY

PER LINE

(ns)

1.0

100

2.0

200

4.0

-500

-1000

-6000

Max Operating

Frequency

55.5 MHz

41.6 MHz

33.3 MHz

22.2 MHz

16.7 MHz

13.3 MHz

11.1 MHz

8.33 MHz

6.67 MHz

3.33 MHz

1.67 MHz

500

10.0

1000

6000

±120

INPUT RESTRICTIONS

Absolute Max

Min Operating

Oper. Freq.

Pulse Width

125.0 MHz

9.0 ns

111.0 MHz

12.0 ns

100.0 MHz

15.0 ns

100.0 MHz

22.5 ns

100.0 MHz

30.0 ns

83.3 MHz

37.5 ns

71.4 MHz

45.0 ns

62.5 MHz

60.0 ns

50.0 MHz

75.0 ns

25.0 MHz

150.0 ns

12.5 MHz

300.0 ns

0.67 MHz

5.00 MHz

0.33 MHz

2.50 MHz

0.05 MHz

0.42 MHz

Absolute Min

Oper. P.W.

4.0 ns

4.5 ns

5.0 ns

6.0 ns

7.0 ns

8.0 ns

10.0 ns

20.0 ns

40.0 ns

750.0 ns

1500.0 ns

9000.0 ns

NOTES: Any delay between 10 and 6000 ns not shown is also available.

2006

Data Delay Devices

Doc #06016

5/10/2006

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

Recommended Resources

Second-order active band-stop filter circuit

electronic cat circuit

uninterruptible power supply circuit

Seagull 29-D timing controller circuit

Thermally Controlled NICAD Charger circuit

Waveform oscillator with variable frequency and pulse width

Learning to modify Chu Kuangren's file filter driver: I have just come into contact with file system filtering. I watched Chu Kuangren's tutorial and gained a lot. Because it only supports FAT file system, I modified it slightly to support NTFS (because ...; wucc007isyou Embedded System

Please advise on 34063 voltage boost and current expansion: I recently made a boost and current expansion circuit using 34063 (as shown below). The input is 5V/500mA, and I hope to output 9V. The output current should be as large as possible. Please give me so...; fjzhang10 Power technology

Transfer and put on hold the new 2410 (with VGA, TV output) development board: I wanted to use 2410 in a product, so I bought it to use as a development board. But after I bought the development board, I never made the product. So the development board has been left there, with ...; sjgsjg Buy&Sell

【Design Tools】SEU Strategy for Virtex-5 Devices: A single event upset is likely to affect most digital electronic circuits. Xilinx takes the SEU issue seriously and designs devices with a focus on reducing susceptibility to these radiation-induced e...; GONGHCU FPGA/CPLD

Live broadcast at 10 am today [TI's optimized solutions in industrial multi-protocol communication applications]: The seminar will introduce the performance of AMIC110 and its advantages as an industrial communication chip, the more than 10 industrial protocols supported by AMIC110, and how to implement solutions...; EEWORLD社区 TI Technology Forum

Deploy SQLCe: I already know how to generate the installation file of the .net compact project. If the pocket pc already has SQLCE, then it will run without any problems. But when the pocket pc does not have SQLCE,...; chenquan Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components