EEWORLDEEWORLDEEWORLD

Part Number

Search

3D3323M-6000

Description
MONOLITHIC TRIPLE FIXED DELAY LINE
Categorylogic    logic   
File Size126KB,4 Pages
ManufacturerData Delay Devices
Environmental Compliance
Download Datasheet Parametric View All

3D3323M-6000 Overview

MONOLITHIC TRIPLE FIXED DELAY LINE

3D3323M-6000 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeDIP
package instructionROHS COMPLIANT, DIP-8
Contacts8
Reach Compliance Codecompli
series3323
Input frequency maximum value (fmax)0.05 MHz
JESD-30 codeR-PDIP-T8
length9.65 mm
Logic integrated circuit typeACTIVE DELAY LINE
Number of functions1
Number of taps/steps3
Number of terminals8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
programmable delay lineNO
Certification statusNot Qualified
Maximum seat height4.58 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Total delay nominal (td)6000 ns
width7.62 mm
Base Number Matches1
3D3323
MONOLITHIC TRIPLE
FIXED DELAY LINE
(SERIES 3D3323)
FEATURES
All-silicon, low-power CMOS technology
Vapor phase, IR and wave solderable
Auto-insertable (DIP pkg.)
Low ground bounce noise
Leading- and trailing-edge accuracy
Delay range:
10 through 6000ns
Delay tolerance:
2% or 1.0ns
Temperature stability:
±3%
typ (-40C to 85C)
Vdd stability:
±1%
typical (3.0V to 3.6V)
Minimum input pulse width:
20% of total
delay
14-pin DIP available as drop-in replacement for
hybrid delay lines
I1
I2
I3
GND
1
2
3
4
8
7
6
5
PACKAGES
VDD
O1
O2
O3
I1
N/C
I2
N/C
I3
N/C
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VDD
N/C
O1
N/C
O2
N/C
O3
3D3323M DIP
3D3323H Gull-Wing
I1
I2
I3
GND
1
2
3
4
8
7
6
5
VDD
O1
O2
O3
3D3323Z SOIC
(150 Mil)
3D3323 DIP
3D3323G Gull-Wing
3D3323K Unused pins
removed
For mechanical dimensions, click
here
.
For package marking details, click
here
.
FUNCTIONAL DESCRIPTION
The 3D3323 Triple Delay Line product family consists of fixed-delay
CMOS integrated circuits. Each package contains three matched,
independent delay lines. Delay values can range from 10ns through
6000ns. The input is reproduced at the output without inversion,
shifted in time as per the user-specified dash number. The 3D3323
is CMOS-compatible and features both rising- and falling-edge
accuracy.
PIN DESCRIPTIONS
I1
I2
I3
O1
O2
O3
VDD
GND
N/C
Delay Line 1 Input
Delay Line 2 Input
Delay Line 3 Input
Delay Line 1 Output
Delay Line 2 Output
Delay Line 3 Output
+3.3 Volts
Ground
No Connection
The all-CMOS 3D3323 integrated circuit has been designed as a
reliable, economic alternative to hybrid fixed delay lines. It is offered
in a standard 8-pin auto-insertable DIP and a space saving surface mount 8-pin SOIC.
TABLE 1: PART NUMBER SPECIFICATIONS
DIP-8
3D3323M
3D3323H
-10
-15
-20
-25
-30
-40
-50
-100
-200
-500
-1000
-6000
NOTE:
PART NUMBER
SOIC-8
DIP-14
3D3323Z
3D3323
3D3323G
-10
-10
-15
-15
-20
-20
-25
-25
-30
-30
-40
-40
-50
-50
-100
-100
-200
-200
-500
-500
-1000
-1000
-6000
-6000
DIP-14
3D3323K
-10
-15
-20
-25
-30
-40
-50
-100
-200
-500
-1000
-6000
DELAY
PER LINE
(ns)
10
±
1.0
15
±
1.0
20
±
1.0
25
±
1.0
30
±
1.0
40
±
1.0
50
±
1.0
100
±
2.0
200
±
4.0
500
±
10.0
1000
±
20
6000
±120
Max Operating
Frequency
33.3 MHz
22.2 MHz
16.7 MHz
13.3 MHz
11.1 MHz
8.33 MHz
6.67 MHz
3.33 MHz
1.67 MHz
0.67 MHz
0.33 MHz
0.05 MHz
INPUT RESTRICTIONS
Absolute Max
Min Operating
Oper. Freq.
Pulse Width
100.0 MHz
100.0 MHz
100.0 MHz
83.3 MHz
71.4 MHz
62.5 MHz
50.0 MHz
25.0 MHz
12.5 MHz
5.00 MHz
2.50 MHz
0.42 MHz
15.0 ns
22.5 ns
30.0 ns
37.5 ns
45.0 ns
60.0 ns
75.0 ns
150.0 ns
300.0 ns
750.0 ns
1500.0 ns
9000.0 ns
Absolute Min
Oper. P.W.
5.0 ns
5.0 ns
5.0 ns
6.0 ns
7.0 ns
8.0 ns
10.0 ns
20.0 ns
40.0 ns
100.0 ns
200.0 ns
1200.0 ns
Any delay between 10 and 6000 ns not shown is also available.
2006
Data Delay Devices
Doc #06017
5/10/2006
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1

Recommended Resources

2009 National Electronic Design Competition Topic B
[i=s]This post was last edited by paulhyde on 2014-9-15 09:36[/i] [size=6]Now, in order to prepare for this year's electronic design competition, our school asked us to choose a topic from the 2009 el...
HI_huluwa Electronics Design Contest
Are there any Chinese and English papers on FPGA?
Help, is there any Chinese-English bilingual paper on FPGA, more than 1000 words will do...
lam06 FPGA/CPLD
Tell me about my experience with emergency lights
In fact, as a consumer electronic product, Maxim does not need to develop low-power LED driver chips, because the performance/price ratio is indeed a bit low. Many of the people involved in this proje...
ailover2001 Robotics Development
How does the NDIS intermediate layer driver support multiple Windows operating systems?
I am working on an NDIS intermediate driver. I have never been exposed to it before. How can I support all Windows operating systems? What is the key technology? Can I use the latest DDK to develop it...
xiany_wj Embedded System
Is there any tool similar to distcc for PB distributed compilation?
This way, when I build a new platform, I can distribute it to other PCs to speed up the process. There is distcc in linux, is there any similar tool in win32?...
huihen330 Embedded System
What is fatfs file system
I want to use an SD card recently. Can I store data in the SD card through the fatfs file system? But now I don’t even know what the fatfs system is. Can you give me some advice? ??? ??? ???...
asd1126163471 stm32/stm8

Popular Articles

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1085  1277  374  753  719  22  26  8  16  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号