3D3323H-1000 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 3D3323H-1000

3D3323H-1000: DescriptionMONOLITHIC TRIPLE FIXED DELAY LINE; Categorylogic logic; File Size126KB，4 Pages; ManufacturerData Delay Devices; Environmental Compliance

Download Datasheet Parametric View All

3D3323H-1000 Overview

MONOLITHIC TRIPLE FIXED DELAY LINE

3D3323H-1000 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	SOIC
package instruction	ROHS COMPLIANT, GULL-WING, DIP-8
Contacts	8
Reach Compliance Code	compli
series	3323
Input frequency maximum value (fmax)	0.33 MHz
JESD-30 code	R-PDSO-G8
length	9.46 mm
Logic integrated circuit type	ACTIVE DELAY LINE
Number of functions	1
Number of taps/steps	3
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
programmable delay line	NO
Certification status	Not Qualified
Maximum seat height	4.59 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	1000 ns
width	6.35 mm
Base Number Matches	1

Preview

Download Datasheet

View All

3D3323

MONOLITHIC TRIPLE

FIXED DELAY LINE

(SERIES 3D3323)

FEATURES

•

All-silicon, low-power CMOS technology

Vapor phase, IR and wave solderable

Auto-insertable (DIP pkg.)

Low ground bounce noise

Leading- and trailing-edge accuracy

Delay range:

10 through 6000ns

Delay tolerance:

2% or 1.0ns

Temperature stability:

±3%

typ (-40C to 85C)

Vdd stability:

±1%

typical (3.0V to 3.6V)

Minimum input pulse width:

20% of total

delay

14-pin DIP available as drop-in replacement for

hybrid delay lines

GND

PACKAGES

VDD

N/C

GND

VDD

N/C

3D3323M DIP

3D3323H Gull-Wing

GND

VDD

3D3323Z SOIC

(150 Mil)

3D3323 DIP

3D3323G Gull-Wing

3D3323K Unused pins

removed

For mechanical dimensions, click

here

For package marking details, click

here

FUNCTIONAL DESCRIPTION

The 3D3323 Triple Delay Line product family consists of fixed-delay

CMOS integrated circuits. Each package contains three matched,

independent delay lines. Delay values can range from 10ns through

6000ns. The input is reproduced at the output without inversion,

shifted in time as per the user-specified dash number. The 3D3323

is CMOS-compatible and features both rising- and falling-edge

accuracy.

PIN DESCRIPTIONS

VDD

GND

N/C

Delay Line 1 Input

Delay Line 2 Input

Delay Line 3 Input

Delay Line 1 Output

Delay Line 2 Output

Delay Line 3 Output

+3.3 Volts

Ground

No Connection

The all-CMOS 3D3323 integrated circuit has been designed as a

reliable, economic alternative to hybrid fixed delay lines. It is offered

in a standard 8-pin auto-insertable DIP and a space saving surface mount 8-pin SOIC.

TABLE 1: PART NUMBER SPECIFICATIONS

DIP-8

3D3323M

3D3323H

-10

-15

-20

-25

-30

-40

-50

-100

-200

-500

-1000

-6000

NOTE:

PART NUMBER

SOIC-8

DIP-14

3D3323Z

3D3323

3D3323G

-10

-15

-20

-25

-30

-40

-50

-100

-200

-500

-1000

-6000

DIP-14

3D3323K

-10

-15

-20

-25

-30

-40

-50

-100

-200

-500

-1000

-6000

DELAY

PER LINE

(ns)

1.0

100

2.0

200

4.0

500

10.0

1000

6000

±120

Max Operating

Frequency

33.3 MHz

22.2 MHz

16.7 MHz

13.3 MHz

11.1 MHz

8.33 MHz

6.67 MHz

3.33 MHz

1.67 MHz

0.67 MHz

0.33 MHz

0.05 MHz

INPUT RESTRICTIONS

Absolute Max

Min Operating

Oper. Freq.

Pulse Width

100.0 MHz

83.3 MHz

71.4 MHz

62.5 MHz

50.0 MHz

25.0 MHz

12.5 MHz

5.00 MHz

2.50 MHz

0.42 MHz

15.0 ns

22.5 ns

30.0 ns

37.5 ns

45.0 ns

60.0 ns

75.0 ns

150.0 ns

300.0 ns

750.0 ns

1500.0 ns

9000.0 ns

Absolute Min

Oper. P.W.

5.0 ns

6.0 ns

7.0 ns

8.0 ns

10.0 ns

20.0 ns

40.0 ns

100.0 ns

200.0 ns

1200.0 ns

Any delay between 10 and 6000 ns not shown is also available.

2006

Data Delay Devices

Doc #06017

5/10/2006

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

Recommended Resources

Typical gate drive circuit of GTO

Galanz WD800B, WD800BS computerized barbecue microwave oven circuit diagram

LG Electronics MC-5586DTW computerized grill type microwave oven circuit diagram

Adjustable current source circuit diagram using three operational amplifiers

Octal ring counter

Negative voltage slope fast charger

Industrial control engineer group 70677754 - exchange development experience, solve engineering problems, and find cooperation opportunities. Non-professionals are not allowed to join.: Industrial control design group——70677754, only experts are allowed to join. Please indicate your level and direction. This group aims to exchange development experience, solve engineering problems, a...; yang_0799 Embedded System

Doesn't the EK140P have an EIM interface?: [color=#000080]A: We are using the EK140P core board, which is connected to the FPGA through the EIM interface of imx6. A dual-port RAM is built inside the FPGA. [/color] [color=#000080]It is a bit di...; 明远智睿Lan Integrated technical exchanges

1602 display subfunction organized by myself: [postbg]bg8.png[/postbg]#include"1602.h" #include"delay.h" /********************************************** Function name: write_dat( uchar dat , uchar order ) Function parameters: uchar dat , uchar or...; 狼牙小帅 51mcu

WinCE LCD driver VBPD, VFPD and other parameters calculation: The LCD driver of the smdk2410 I use has the following code //TFT timing parameter for V16C6448AB(PRIME VIEW) #define VBPD ((1-1)&0xff) #define VFPD ((2-1)&0xff) #define VSPW ((2-1) &0x3f) #define HBP...; shenyu815 Embedded System

The permissions of the automatically generated node tty0 are w, how to change it to rw?: rt................tty0 should be automatically generated by tty, I don't know why the permission is w; I want to know how to change it...; 那时年少 Embedded System

Old Boy-Chopstick Brothers: Old Boy - Chopstick Brothers Old Boy Movie Soundtrack by: Luan Dou LuanThat's the person I miss day and night I love deeplyHow should I express it, will she accept meMaybe I will never say that to her...; drjloveyou Talking

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components