EEWORLDEEWORLDEEWORLD

Part Number

Search

74HCT2G02GD,125

Description
IC GATE NOR 2CH 2-INP 8XSON
Categorylogic    logic   
File Size200KB,12 Pages
ManufacturerNexperia
Websitehttps://www.nexperia.com
Download Datasheet Parametric Compare View All

74HCT2G02GD,125 Overview

IC GATE NOR 2CH 2-INP 8XSON

74HCT2G02GD,125 Parametric

Parameter NameAttribute value
Brand NameNexperia
MakerNexperia
Parts packaging codeSON
package instructionSON-8
Contacts8
Manufacturer packaging codeSOT996-2
Reach Compliance Codecompliant
Is SamacsysN
Base Number Matches1
74HC2G02; 74HCT2G02
Dual 2-input NOR gate
Rev. 6 — 26 July 2018
Product data sheet
1. General description
The 74HC2G02; 74HCT2G02 is a dual 2-input NOR gate. Inputs include clamp diodes. This
enables the use of current limiting resistors to interface inputs to voltages in excess of V
CC
.
2. Features and benefits
Wide supply voltage range from 2.0 V to 6.0 V
Input levels:
For 74HC2G02: CMOS level
For 74HCT2G02: TTL level
Symmetrical output impedance
High noise immunity
Complies with JEDEC standard no. 7A (4.5 V to 5.5 V)
Low power dissipation
Balanced propagation delays
Multiple package options
ESD protection:
HBM JESD22-A114E exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Specified from -40 °C to +85 °C and -40 °C to +125 °C
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range
74HC2G02DP
74HCT2G02DP
74HC2G02DC
74HCT2G02DC
-40 °C to +125 °C
VSSOP8
-40 °C to +125 °C
Name
TSSOP8
Description
plastic thin shrink small outline package;
8 leads; body width 3 mm; lead length 0.5 mm
plastic very thin shrink small outline package;
8 leads; body width 2.3 mm
Version
SOT505-2
SOT765-1
4. Marking
Table 2. Marking code
Type number
74HC2G02DP
74HCT2G02DP
74HC2G02DC
74HCT2G02DC
[1]
Marking code
[1]
H02
T02
H02
T02
The pin 1 indicator is located on the lower left corner of the device, below the marking code.

74HCT2G02GD,125 Related Products

74HCT2G02GD,125 74HC2G02DP,125 74HC2G02DC,125 74HC2G02GD,125 74HCT2G02DP,125 74HCT2G02DC,125
Description IC GATE NOR 2CH 2-INP 8XSON IC GATE NOR 2CH 2-INP 8TSSOP IC GATE NOR 2CH 2-INP 8VSSOP IC GATE NOR 2CH 2-INP 8XSON IC GATE NOR 2CH 2-INP 8TSSOP IC GATE NOR 2CH 2-INP 8VSSOP
Brand Name Nexperia Nexperia Nexperia Nexperia Nexperia Nexperia
Parts packaging code SON TSSOP SSOP SON TSSOP SSOP
package instruction SON-8 TSSOP, VSSOP, SON-8 TSSOP, VSSOP,
Contacts 8 8 8 8 8 8
Manufacturer packaging code SOT996-2 SOT505-2 SOT765-1 SOT996-2 SOT505-2 SOT765-1
Reach Compliance Code compliant compliant compliant compliant compliant compliant
Base Number Matches 1 1 1 1 1 1
Maker Nexperia Nexperia Nexperia - Nexperia Nexperia
Is Samacsys N N N - N N
Samacsys Confidence - 2 2 - 2 2
Samacsys Status - Released Released - Released Released
Samacsys PartID - 706623 706625 - 4691840 4691883
Samacsys Pin Count - 8 8 - 8 8
Samacsys Part Category - Integrated Circuit Integrated Circuit - Integrated Circuit Integrated Circuit
Samacsys Package Category - Small Outline Packages Small Outline Packages - Small Outline Packages Small Outline Packages
Samacsys Footprint Name - SOT505-2 SOT765-1 - SOT505-2 SOT765-1
Samacsys Released Date - 2017-04-14 08:15:10 2019-11-12 07:41:52 - 2019-11-04 20:21:44 2019-11-04 20:21:44
series - HC/UH HC/UH - HCT HCT
JESD-30 code - S-PDSO-G8 R-PDSO-G8 - S-PDSO-G8 R-PDSO-G8
JESD-609 code - e4 e4 - e4 e4
length - 3 mm 2.3 mm - 3 mm 2.3 mm
Logic integrated circuit type - NOR GATE NOR GATE - NOR GATE NOR GATE
Humidity sensitivity level - 1 1 - 1 1
Number of functions - 2 2 - 2 2
Number of entries - 2 2 - 2 2
Number of terminals - 8 8 - 8 8
Maximum operating temperature - 125 °C 125 °C - 125 °C 125 °C
Minimum operating temperature - -40 °C -40 °C - -40 °C -40 °C
Package body material - PLASTIC/EPOXY PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code - TSSOP VSSOP - TSSOP VSSOP
Package shape - SQUARE RECTANGULAR - SQUARE RECTANGULAR
Package form - SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH - SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius) - 260 260 - 260 260
propagation delay (tpd) - 110 ns 110 ns - 29 ns 29 ns
Certification status - Not Qualified Not Qualified - Not Qualified Not Qualified
Maximum seat height - 1.1 mm 1 mm - 1.1 mm 1 mm
Maximum supply voltage (Vsup) - 6 V 6 V - 5.5 V 5.5 V
Minimum supply voltage (Vsup) - 2 V 2 V - 4.5 V 4.5 V
Nominal supply voltage (Vsup) - 5 V 5 V - 5 V 5 V
surface mount - YES YES - YES YES
technology - CMOS CMOS - CMOS CMOS
Temperature level - AUTOMOTIVE AUTOMOTIVE - AUTOMOTIVE AUTOMOTIVE
Terminal surface - Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) - Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form - GULL WING GULL WING - GULL WING GULL WING
Terminal pitch - 0.65 mm 0.5 mm - 0.65 mm 0.5 mm
Terminal location - DUAL DUAL - DUAL DUAL
Maximum time at peak reflow temperature - 30 30 - 30 30
width - 3 mm 2 mm - 3 mm 2 mm
AVR MCU proteus simulation
The source file (c file) cannot be downloaded during simulation. Please help....
加油费 Microchip MCU
Regarding a question about Quartus, please help me with some advice
I'm a newbie and I've just started using Quartus II. I have a question: Can I only compile files with the same name as the top-level entity each time Quartus compiles? What should I do if I want to co...
love2008 Embedded System
PPT of the Analog Electronic Technology Textbook edited by Yang Suxing (full)
PPT of the Analog Electronic Technology Textbook edited by Yang Suxing (full version)...
bqgup Creative Market
A short program for NIOS
I read the program in "Those Things About NIOS", in the serial communication section, I have a little question about the typedef struct { //receiving registerunion{struct{volatile unsigned long int RE...
白丁 FPGA/CPLD
Cache Coherence
1. Configure cacheConfigure L1 Cache:CACHE_L1pSetSize(); CACHE_L1dSetSize(); Configure L2 cache:By default, L2 cache is disabled at startup, and all L2 is SRAM. If DSP/BIOS is enabled, L2 cache is aut...
fish001 DSP and ARM Processors
I found that many mobile phone fonts use ARM.
:loveliness: Today I disassembled the F11, a car model phone, and found the ARM chip. Hehe, I'm a student and a novice, so please don't laugh....
wenhai0033 ARM Technology

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1672  891  2223  1063  2107  34  18  45  22  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号