PRELIMINARY
Integrated
Circuit
Systems, Inc.
ICS83032I
75MH
Z
, 3
RD
O
VERTONE
O
SCILLATOR
W
/D
UAL
LVCMOS/LVTTL O
UTPUTS
F
EATURES
•
One LVCMOS/LVTTL output, 15Ω output impedence
•
Crystal oscillator interface designed for 3
rd
overtone
75MHz crystal
•
Output frequency range: 53MHz - 80MHz
•
RMS phase jitter @ 75MHz (900kHz - 7.5MHz):
<125fs (typical)
•
3.3V or 2.5V operating supply
•
-40°C to 85°C ambient operating temperature
•
Available in both standard and lead-free RoHS-compliant
packages
G
ENERAL
D
ESCRIPTION
The ICS83032I is a SAS/SATA dual output
LVCMOS/LVTTL oscillator and a member of the
HiPerClockS™
HiperClocks™ family of high performance de-
vices from ICS. The ICS83032I uses a 3
rd
over-
tone crystal to provide a reference frequency
of 75MHz. The ICS83032I has excellent phase jitter perfor-
mance, over the 900kHz - 7.5MHz integration range. The
ICS83032I is packaged in a small 8-pin TSSOP, making it
ideal for use in systems with limited board space.
IC
S
B
LOCK
D
IAGRAM
OE
Pullup
75MHz
P
IN
A
SSIGNMENT
OE
XTAL_IN
XTAL_OUT
GND
1
2
3
4
8
7
6
5
V
DD
nc
Q0
Q1
75MHz
XTAL_IN
3
rd
Overtone
Crystal Oscillator
Q0
ICS83032I
XTAL_OUT
Q1
8-Lead TSSOP
4.40mm x 3.0mm x 0.925mm
package body
G Package
Top View
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on
initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications
without notice.
83032AGI
www.icst.com/products/hiperclocks.html
REV. B FEBRUARY 13, 2006
1
PRELIMINARY
Integrated
Circuit
Systems, Inc.
ICS83032I
75MH
Z
, 3
RD
O
VERTONE
O
SCILLATOR
W
/D
UAL
LVCMOS/LVTTL O
UTPUTS
Type
Input
Input
Power
Pullup
Description
Output enable pin. LVCMOS/LVTTL interface levels. See Table 3,
Standby Function Table.
Cr ystal oscillator interface. XTAL_IN is the input,
XTAL_OUT is the output.
Power supply ground.
Single-ended clock outputs. LVCMOS/LVTTL interface levels.
No connect.
Power and output supply pin.
T
ABLE
1. P
IN
D
ESCRIPTIONS
Number
1
2, 3
4
5, 6
7
8
Name
OE
XTAL_IN,
XTAL_OUT
GN D
Q1, Q0
nc
V
DD
Output
Unused
Power
NOTE:
Pullup
refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.
T
ABLE
2. P
IN
C
HARACTERISTICS
Symbol
C
IN
R
PULLUP
R
OUT
Parameter
Input Capacitance
Input Pullup Resistor
Output Impedance
V
DD
= 3.6V
V
DD
= 2.625V
Test Conditions
Minimum
Typical
4
100
15
TBD
Maximum
Units
pF
kΩ
Ω
Ω
T
ABLE
3. S
TANDBY
F
UNCTION
T
ABLE
Control Input
OE
High (open)
Low
Outputs
Q0, Q1
fo Output Frequency
High Impedance
Nornal Operation
Stopped
Oscillator
83032AGI
www.icst.com/products/hiperclocks.html
2
REV. B FEBRUARY 13, 2006
PRELIMINARY
Integrated
Circuit
Systems, Inc.
ICS83032I
75MH
Z
, 3
RD
O
VERTONE
O
SCILLATOR
W
/D
UAL
LVCMOS/LVTTL O
UTPUTS
4.6V
-0.5V to V
DD
+ 0.5 V
-0.5V to V
DD
+ 0.5V
101.7°C/W (0 mps)
-65°C to 150°C
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the
device. These ratings are stress specifications only. Functional
operation of product at these conditions or any conditions be-
yond those listed in the
DC Characteristics
or
AC Character-
istics
is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
A
BSOLUTE
M
AXIMUM
R
ATINGS
Supply Voltage, V
DD
Inputs, V
I
Outputs, V
O
Package Thermal Impedance,
θ
JA
Storage Temperature, T
STG
T
ABLE
4A. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
DD
= 3.3V±0.3V, T
A
= -40°C
TO
85°C
Symbol
V
DD
I
DD
Parameter
Power Supply Voltage
Power Supply Current
OE = V
DD
(output enabled)
Test Conditions
Minimum
3.0
Typical
3.3
TBD
Maximum
3.6
Units
V
mA
T
ABLE
4A. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
DD
= 2.5V±5%, T
A
= -40°C
TO
85°C
Symbol
V
DD
I
DD
Parameter
Power Supply Voltage
Power Supply Current
OE = V
DD
(output enabled)
Test Conditions
Minimum
2.375
Typical
2.5
TBD
Maximum
2.625
Units
V
mA
T
ABLE
4B. LVCMOS/LVTTL DC C
HARACTERISTICS
,
V
DD
= 3.3V±0.3V
OR
2.5V±5%, T
A
= -40°C
TO
85°C
Symbol
V
IH
V
IL
I
IH
I
IL
V
OH
Parameter
Input High Voltage
Input Low Voltage
Input High Current
Input Low Current
Output High Voltage; NOTE 1
Test Conditions
V
DD
= 3.3V
V
DD
= 2.5V
V
DD
= 3.3V
V
DD
= 2.5V
V
DD
= V
IN
= 3.6V or 2.625V
V
DD
= 3.6V or 2.625V, V
IN
= 0V
V
DD
= 3.6V
V
DD
= 2.625V
-150
2.6
1. 8
0.5
Minimum
2
1. 7
-0.3
-0.3
Typical
Maximum
V
DD
+ 0.3
V
DD
+ 0.3
0.8
0.7
5
Units
V
V
V
V
µA
µA
V
V
V
Output Low Voltage; NOTE 1
V
DD
= 3.6V or 2.625V
V
OL
NOTE 1: Outputs terminated with 50
Ω
to V
DD
/2. See Parameter Measurement Information Section,
"Output Load Test Circuit" diagrams.
83032AGI
www.icst.com/products/hiperclocks.html
3
REV. B FEBRUARY 13, 2006
PRELIMINARY
Integrated
Circuit
Systems, Inc.
ICS83032I
75MH
Z
, 3
RD
O
VERTONE
O
SCILLATOR
W
/D
UAL
LVCMOS/LVTTL O
UTPUTS
Test Conditions
Minimum
53
Typical
3
rd
Over tone
75
60
±30
±30
18
7
±15
1
80
MHz
Ω
ppm
ppm
pF
pF
ppm
mW
Maximum
Units
T
ABLE
5. C
RYSTAL
C
HARACTERISTICS
(NOTE 1)
Parameter
Mode of Oscillation
Frequency
Equivalent Series Resistance (ESR)
Frequency Tolerance
Frequency Stability Over Operating
Temperature Range
Load Capacitance (C
L
); NOTE 2
Shunt Capacitance (C
O
)
Aging for 5 Years
Drive Level
NOTE 1: Using an HC49/US SMD package, the parameters shown above target ±100ppm accuracy.
NOTE 2: See
Cr ystal Input Interface
in the Application Information Section.
T
ABLE
6A. AC C
HARACTERISTICS
,
V
DD
= 3.3V±0.3V, T
A
= -40°C
TO
85°C
Symbol
f
OUT
t
jit(Ø)
t
DJ
t
RJ
t
RMS
t
p-p
t
acc
tsk(o)
Δ
f/f
O
t
OSC
t
R
/ t
F
Parameter
Output Frequency
RMS Phase Jitter, Random;
NOTE 1
Deterministic Jitter ; NOTE 2
Random Jitter ; NOTE 2
RMS of Total Distribution (
σ
);
NOTE 2
Peak-to-Peak Jitter ; NOTE 2
Accumulated Jitter (
σ
);
NOTE 2
Output Skew; NOTE 3, 4
Frequency Stability; NOTE 5
Oscillation Star t Up Time
Output Rise/Fall Time
20% to 80%
350
Test Conditions
fOUT = 75MHz,
(Integration Range: 900kHz-7.5MHz)
Minimum
53
Typical
75
<125
0.2
3
3
25
n = 2 to 50000 cycles
4
5
±10
10
Maximum
80
Units
MHz
fs
ps
ps
ps
ps
ps
ps
ppm
ms
ps
odc
Output Duty Cycle
50
%
NOTE 1: Measured using Aeroflex PN9500.
NOTE 2: Measured using Wavecrest SIA-3000.
NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at V
DD
/2.
NOTE 4: These parameters are guaranteed by characterization. Not tested in production.
NOTE 5: This is the frequency error contributed by the oscillator and must be added to the frequency timing error from the
cr ystal to obtain the total frequency stability. See
Frequency Stability
in the Application Information Section.
83032AGI
www.icst.com/products/hiperclocks.html
4
REV. B FEBRUARY 13, 2006
PRELIMINARY
Integrated
Circuit
Systems, Inc.
ICS83032I
75MH
Z
, 3
RD
O
VERTONE
O
SCILLATOR
W
/D
UAL
LVCMOS/LVTTL O
UTPUTS
Test Conditions
fOUT = 75MHz,
(Integration Range: 900kHz-7.5MHz)
Minimum
53
Typical
75
TBD
0.2
3
3
25
n = 2 to 50000 cycles
4
TBD
±10
TBD
20% to 80%
400
Maximum
80
Units
MHz
fs
ps
ps
ps
ps
ps
ps
ppm
ms
ps
T
ABLE
6B. AC C
HARACTERISTICS
,
V
DD
= 2.5V±5%, T
A
= -40°C
TO
85°C
Symbol
f
OUT
t
jit(Ø)
t
DJ
t
RJ
t
RMS
t
p-p
t
acc
tsk(o)
Δ
f/f
O
t
OSC
t
R
/ t
F
Parameter
Output Frequency
RMS Phase Jitter, Random;
NOTE 1
Deterministic Jitter ; NOTE 2
Random Jitter ; NOTE 2
RMS of Total Distribution (
σ
);
NOTE 2
Peak-to-Peak Jitter ; NOTE 2
Accumulated Jitter (
σ
);
NOTE 2
Output Skew; NOTE 3, 4
Frequency Stability; NOTE 5
Oscillation Star t Up Time
Output Rise/Fall Time
odc
Output Duty Cycle
50
%
NOTE 1: Measured using Aeroflex PN9500.
NOTE 2: Measured using Wavecrest SIA-3000.
NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at V
DD
/2.
NOTE 4: These parameters are guaranteed by characterization. Not tested in production.
NOTE 5: This is the frequency error contributed by the oscillator and must be added to the frequency timing error from the
cr ystal to obtain the total frequency stability. See
Frequency Stability
in the Application Information Section.
83032AGI
www.icst.com/products/hiperclocks.html
5
REV. B FEBRUARY 13, 2006
京公网安备 11010802033920号
EEWORLD
