EEWORLDEEWORLDEEWORLD

Part Number

Search

511ACA000391AAGR

Description
SINGLE FREQUENCY XO, OE PIN 1
CategoryPassive components   
File Size683KB,31 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

511ACA000391AAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
511ACA000391AAGR - - View Buy Now

511ACA000391AAGR Overview

SINGLE FREQUENCY XO, OE PIN 1

511ACA000391AAGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency391kHz
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)43mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)18mA
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si510/511
Urgently seeking zigbee module sensitivity test
The company is making a zigbee module. Now the basic functions are complete. After the boss said that the module sensitivity needs to be tested, this task was assigned to me. I am responsible for the ...
塞利木 RF/Wirelessly
CPBRT Classic Analog Electronics Exercises and Answers
Very classic, welcome to download...
yu391315734 Analog electronics
Xunwei 3399 development board Linux firmware compilation-Debian system compilation and burning
1 Get Debian source codeUbuntu, Linux qt and Debian systems share a set of source code. For details on how to get Debian source code, refer to "13.1.1 Get Linux source code"2 Install Debian source cod...
遥寄山川 ARM Technology
F28M35H52C1 always fails to reset C28 through M3
In the M3 program, reset C28 regularly (once every 20 seconds). The code is as follows: HWREG(SYSCTL_MWRALLOW) = 0xA5A5A5A5; *((long * )0x400FB8C0) &= 0xFFFEFFFF; DELAY_10US(); *((long * )0x400FB8C0) ...
andyzhang Microcontroller MCU
【Design Tools】Introduction to Microblaze, the soft core embedded in XILINX
This article mainly introduces the Microblaze soft core implanted in XILINX, common related knowledge, and related introductory experiments, which are very helpful for beginners....
GONGHCU FPGA/CPLD
Survey: Do you think it is feasible to cultivate experts in the embedded industry from the grassroots level?
[font=宋体][size=10.5pt] At present, there are very few experts and scholars in the embedded industry. Therefore, [/size][/font][url=http://www.cesiu.org.cn/bbs/]China Embedded System Industry Alliance[...
yuruoshi Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1292  627  87  1130  1506  27  13  2  23  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号