EEWORLDEEWORLDEEWORLD

Part Number

Search

511BCA156M250AAGR

Description
SINGLE FREQUENCY XO, OE PIN 1
CategoryPassive components   
File Size683KB,31 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

511BCA156M250AAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
511BCA156M250AAGR - - View Buy Now

511BCA156M250AAGR Overview

SINGLE FREQUENCY XO, OE PIN 1

511BCA156M250AAGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency156.25MHz
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)23mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)18mA
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si510/511
[Repost]Why can't operational amplifiers be used as comparators?
[align=left][font=微软雅黑]A comparator is a device with two inputs, inverting and non-inverting, and an output that typically has an output voltage range between the rails of the supply rails. The same i...
赵玉田 Analog electronics
The second wave of prizes is out! ! ! Thank you everyone, thank you EEWORLD
A small surprise on the first day of work after the Mid-Autumn Festival, I received the second prize from EEWORLD, the stm32f746. I was really excited. . . . The first prize was the 10th anniversary d...
RF-刘海石 Talking
Using the Quartus II Timequest Timing Analyzer to Constrain and Analyze Designs
Using the Quartus II Timequest Timing Analyzer to Constrain and Analyze Designs...
雷北城 FPGA/CPLD
NV2+GW1N+STM32 infrared thermal imaging data display
[i=s]This post was last edited by littleshrimp on 2022-1-10 12:20[/i]In order to display the thermal imaging data on STM32, the last plan was to use GW1N to convert the parallel data of DS90C124 into ...
littleshrimp Domestic Chip Exchange
Do you know the RS485 interface of MSP430F149?
[p=18, null, left][color=rgb(0, 0, 0)][font=Verdana, Arial, Helvetica, sans-serif][size=3]1. Brief Introduction[/size][/font][/color][/p][p=18, null, left][color=rgb(0, 0, 0)][font=Verdana, Arial, Hel...
fish001 Microcontroller MCU
Please help me find out what is wrong with this simulation excitation
0; LIBRARY IEEE; USE IEEE.Std_Logic_1164.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY ADSIGNAL IS PORT( ADcode: OUT Std_Logic_Vector(15 downto 0); CLKin: BUFFER Std_Logic; Flagreset: OUT Std_Logic); C...
pbabca FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 340  238  1018  2638  1871  7  5  21  54  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号