512BBA000233BAGR datasheet, PDF

Datasheet> All Categories > Passive components> 512BBA000233BAGR

512BBA000233BAGR: DescriptionDUAL FREQUENCY XO, OE PIN 2; CategoryPassive components; File Size597KB，23 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

512BBA000233BAGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	512BBA000233BAGR	-	-	View	Buy Now

512BBA000233BAGR Overview

DUAL FREQUENCY XO, OE PIN 2

512BBA000233BAGR Parametric

Parameter Name	Attribute value
type	XO (Standard)
Frequency - Output 1	100MHz，125MHz
Frequency - Output 2	-
Frequency - Output 3	-
Frequency - Output 4	-
Function	enable/disable
output	LVDS
Voltage - Power	3.3V
frequency stability	±25ppm
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	23mA
size/dimensions	0.197" long x 0.126" wide (5.00mm x 3.20mm)
high	0.052"（1.33mm）
Package/casing	6-SMD, no leads
Current - Power (disabled) (maximum)	18mA

Preview

Download Datasheet

View All

S i 5 1 2 / 5 13

U A L

REQUENCY

R Y S TA L

SCILLATOR

(X O )

100 k H

Z T O

250 MH

Features



Supports any frequency from



100 kHz to 250 MHz



Two selectable output frequencies

Low-jitter operation



2 to 4 week lead times



Total stability includes 10-year

aging



Comprehensive production test

coverage includes crystal ESR and

DLD



On-chip LDO regulator for power



supply noise filtering

3.3, 2.5, or 1.8 V operation

Differential (LVPECL, LVDS,

HCSL) or CMOS output options

Optional integrated 1:2 CMOS

fanout buffer

Runt suppression on OE and

power on

Industry standard 5x7, 3.2x5, and

2.5x3.2 mm packages

Pb-free, RoHS compliant

–40

to 85

C operation

Si5602

2.5x3.2mm

5x7mm and 3.2x5mm

Applications

SONET/SDH/OTN



Gigabit Ethernet



Fibre Channel/SAS/SATA



PCI Express



Ordering Information:

See page 13.

Broadcast video



Switches/routers



Telecom



FPGA/ASIC clock generation



Pin Assignments:

See page 12.

Description

The Si512/513 dual frequency XO utilizes Silicon Laboratories' advanced

PLL technology to provide any frequency from 100 kHz to 250 MHz. Unlike a

traditional XO where a different crystal is required for each output frequency,

the Si512/513 uses one fixed crystal and Silicon Labs’ proprietary any-

frequency synthesizer to generate any frequency across this range. This IC-

based approach allows the crystal resonator to provide enhanced reliability,

improved mechanical robustness, and excellent stability. In addition, this

solution provides superior supply noise rejection, simplifying low jitter clock

generation in noisy environments. The Si512/513 is factory-configurable for a

wide variety of user specifications, including frequency, supply voltage,

output format, output enable polarity, and stability. Specific configurations are

factory-programmed at time of shipment, eliminating long lead times and

non-recurring engineering charges associated with custom frequency

oscillators.

GND

CLK

Si512 CMOS Dual XO

GND

CLK

Si513 CMOS Dual XO

CLK–

CLK+

Functional Block Diagram

GND

Si512 LVDS/LVPECL/HCSL/CMOS

Dual XO

GND

Fixed

Frequency

Oscillator

Power Supply Filtering

Any-Frequency

0.1 to 250 MHz

DSPLL

Synthesis

CLK+

CLK–

CLK+

Si513 LVDS/LVPECL/HCSL/CMOS

Dual XO

GND

Rev. 1.2 6/18

Si512/13

Recommended Resources

sound control circuit

KT04 type is used in three-phase fully controlled bridge rectifier and speed regulation circuit

Electronic time relay composed of integrated circuits

Only one limit switch is used to realize the automatic back-and-forth control circuit

High current NOT gate driving grounded load

Motherboard three-phase power supply and two-phase power supply diagram

The data of STM32 is sent to cc2530 via serial port, each group of 11 data, but only a few are displayed, or characters are mixed in out of order...: [img]file:///C:\Users\Administrator\AppData\Roaming\Tencent\Users\1666283959\QQ\WinTemp\RichOle\W})4]CX`SWMKDP@D}[email]3P@FWR.png[/email][/img]...; yml921205 Analog electronics

Regarding the timing issues and acquisition issues of AD chip ADS1251: The timing of ADS1251 and the corresponding time of each part are shown in the figure below. Is there anything wrong with the reading code I wrote? double GET_DOUT(void) {unsigned int temp = 0x0000000...; Mengmei TI Technology Forum

Looking for prolific usb-to-serial comm port source code: I want a prolific usb-to-serial comm port source code. I also want to ask how to uninstall the driver on a data cable? Every time I uninstall ArkMicro usb-to-serial port in the device manager, but eve...; bbslee888 Embedded System

Looking for a DSP algorithm transplant engineer to work on the project (Beijing, part-time): We need to find a DSP algorithm transplantation engineer to do the project. The requirements are as follows:1. Familiar with TI DSP DaVinci system architecture, with DaVinci development experience as ...; dongfanghanke DSP and ARM Processors

What is the difference between the address field and the endpoint field (ENDP) in USB?: What is the difference between the address field and the endpoint field (ENDP) in USB? The address field has 7 bits, which means it supports 127 devices, but the endpoint field has only 4 bits, which ...; debugme Embedded System

What measures should be taken to prevent inrush current behind a rectifier circuit?: As the title says, I'm looking at a power supply recently. The filter capacitor after the power rectifier bridge is 450V. After the power is turned on, the current passing through the rectifier bridge...; charlin Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components