EEWORLDEEWORLDEEWORLD

Part Number

Search

531AA106M250DG

Description
SINGLE FREQUENCY XO, OE PIN 1
CategoryPassive components   
File Size450KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

531AA106M250DG Online Shopping

Suppliers Part Number Price MOQ In stock  
531AA106M250DG - - View Buy Now

531AA106M250DG Overview

SINGLE FREQUENCY XO, OE PIN 1

531AA106M250DG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency106.25MHz
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±50ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)121mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
Help: I am a beginner in DSP, please recommend a DSK, thank you!
I just started learning DSP. In order to get started quickly, I want to buy a DSK. It is mainly used for general static image acquisition and processing. The image is not very large. I don’t know whet...
lnasliu Embedded System
Output 8 bits of data using a single write instruction
I have some experience, I don't know if you know it, I'll share it with youUsing the GPIO of stm32f10x to simulate an 8-bit bus, I usually use PB8-PB15, and hope to output 8 bits of data at a time. Th...
laoting stm32/stm8
Dr. Dot Micro Quadcopter PCB board files for everyone to download and communicate
Dr. Dot's micro quadcopter PCB board file is available for everyone to download and exchange:Dr. Dot's micro quadcopter PCB board file copyright and disclaimer: This Dr. Dot's micro quadcopter PCB boa...
圆点博士 DIY/Open Source Hardware
What are the configurations of the computer that ranks fourth in the world?
On August 5, blogger @电丸科技AK released a new video recording his experience of being invited to help Wang Sicong, the son of China's former richest man Wang Jianlin, assemble a computer. According to t...
eric_wang Talking
Get the latest TI technical recruitment information
[b][size=5]Technical Application Engineer Development Program (Shanghai/Shenzhen)[/size][/b][align=left][color=#000][font=微软雅黑][size=4]Application engineer positions are divided into two categories: a...
EEWORLD社区 TI Technology Forum
Zhou Ligong SOPC_PPT
Zhou Ligong SOPC_PPT...
yuanpei0208 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 975  2336  1237  2219  1809  20  48  25  45  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号