EEWORLDEEWORLDEEWORLD

Part Number

Search

536BC000305DG

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size600KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

536BC000305DG Online Shopping

Suppliers Part Number Price MOQ In stock  
536BC000305DG - - View Buy Now

536BC000305DG Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

536BC000305DG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency156.2578MHz
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±7ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)98mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 3 5 / 5 36
R
EVISION
D
U
L T R A
L
O W
J
ITTER
C
RYSTAL
O
SCILLATOR
(XO)
Features
Available with select frequencies from
Available with LVPECL and
100 MHz to 312.5 MHz
LVDS outputs
3
rd
generation DSPLL
®
with superior
3.3 and 2.5 V supply options
Industry-standard 5 x 7 mm
jitter performance and high-power
package and pinout
supply noise rejection
Pb-free/RoHS-compliant
3x better frequency stability than
SAW-based oscillators
Si5602
Applications
10/40/100G data centers
10G Ethernet switches/routers
Fibre channel/SAS/storage
Ordering Information:
Enterprise servers
Networking
Telecommunications
See page 7.
Description
The Si535/536 XO utilizes Silicon Labs’ advanced DSPLL
®
circuitry to
provide an ultra low jitter clock at high-speed differential frequencies. Unlike a
traditional XO, where a different crystal is required for each output frequency,
the Si535/536 uses one fixed crystal to provide a wide range of output
frequencies. This IC based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low jitter clocks in noisy environments typically found in
communication systems. The Si535/536 IC based XO is factory programmed
at time of shipment, thereby eliminating long lead times associated with
custom oscillators.
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si535
Functional Block Diagram
V
DD
CLK– CLK+
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si536
Fixed
Frequency
XO
100–312.5 MHz
DSPLL
®
Clock Synthesis
OE
GND
Rev. 1.3 6/18
Copyright © 2018 by Silicon Laboratories
Si535/536
I don't understand the Mid-Scale parameter in the DAC chip manual
I would like to ask, what does Mid-Scale mean under RESET_CODE in the DAC chip manual? Does it mean that if my output range is ±5, the output is 0V after power-on?...
sudongpo2018 Analog electronics
Advantages and characteristics of millimeter wave sensors
In a world that is rapidly moving toward smart cities, factories, and buildings, entrance systems must keep pace. Future entrance systems, such as automatic sliding doors, revolving doors, and parking...
Jacktang Wireless Connectivity
Xiaomi P2P, the first bankruptcy of young people
Xiaomi, which insists on being honest and making products that impress people, has suffered a big defeat this time. Xiaomi advertised P2P at the beginning of the year and packaged P2P financial manage...
le062 Talking
EEWORLD University ---- Generative Adversarial Network (GAN)
Generative Adversarial Network (GAN):https://training.eeworld.com.cn/course/5321Li Hongyi 2018 GAN algorithm explanation...
木犯001号 Integrated technical exchanges
Question about Keil 5.15 STM32F446 not displaying?
I have a NUCLEO-F446 development board, using keil5 for development. Recently, I encountered a problem. Whether I upgraded Keil5 to version 5.15 or upgraded the library file to 2.7.0, it couldn't solv...
youzizhile stm32/stm8
Analog ICs in IC design stocks will continue to shine
The design method of analog IC is completely different from that of logic IC. In the past, Taiwan mainly developed logic IC, which resulted in insufficient training of analog IC talents. However, afte...
mosquit FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1382  2624  1424  1729  1685  28  53  29  35  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号