SIT8208AC-82-33E-12.800000T datasheet, PDF

Datasheet> All Categories > Passive components> SIT8208AC-82-33E-12.800000T

Preview

SIT8208AC-82-33E-12.800000T: Description-20 TO 70C, 7050, 25PPM, 3.3V, 1; CategoryPassive components; File Size750KB，15 Pages; ManufacturerSiTime; Environmental Compliance

Download Datasheet View All

SIT8208AC-82-33E-12.800000T Overview

-20 TO 70C, 7050, 25PPM, 3.3V, 1

Preview

Download Datasheet

View All

SiT8208

Ultra Performance Oscillator

The Smart Timing Choice

Features



Applications



Any frequency between 1 and 80 MHz accurate to 6 decimal places

100% pin-to-pin drop-in replacement to quartz-based oscillators

Ultra low phase jitter: 0.5 ps (12 kHz to 20 MHz)

Frequency stability as low as ±10 PPM

Industrial or extended commercial temperature range

LVCMOS/LVTTL compatible output

Standard 4-pin packages: 2.5 x 2.0, 3.2 x 2.5, 5.0 x 3.2,

7.0 x 5.0 mm x mm

Instant samples with

Time Machine II

and

field programmable

oscillators

Outstanding silicon reliability of 2 FIT or 500 million hour MTBF

Pb-free, RoHS and REACH compliant

Ultra short lead time

SATA, SAS, Ethernet, PCI Express, video, WiFi

Computing, storage, networking, telecom, industrial control

Electrical Characteristics

[1]

Parameter

Output Frequency Range

Frequency Stability

Symbol

F_stab

Min.

-10

-20

-25

-50

First year Aging

10-year Aging

Operating Temperature Range

T_use

F_aging

-1.5

-5

-20

-40

Supply Voltage

Vdd

1.71

2.25

2.52

2.97

Current Consumption

OE Disable Current

Idd

I_OD

–

Standby Current

I_std

–

Duty Cycle

Rise/Fall Time

Output Voltage High

Output Voltage Low

Input Voltage High

Input Voltage Low

Input Pull-up Impedance

Tr, Tf

VOH

VOL

VIH

VIL

Z_in

–

90%

–

70%

–

Typ.

–

1.8

2.5

2.8

3.3

–

1.2

–

100

–

Max.

+10

+20

+25

+50

+1.5

+70

+85

1.89

2.75

3.08

3.63

–

10%

–

30%

250

–

Unit

MHz

PPM

°C

A

Vdd

kΩ

MΩ

15 pF load, 10% - 90% Vdd

IOH = -6 mA, IOL = 6 mA, (Vdd = 3.3V, 2.8V, 2.5V)

IOH = -3 mA, IOL = 3 mA, (Vdd = 1.8V)

No load condition, f = 20 MHz, Vdd = 2.5V, 2.8V or 3.3V

No load condition, f = 20 MHz, Vdd = 1.8V

Vdd = 2.5V, 2.8V or 3.3V, OE = GND, output is Weakly Pulled

Down

Vdd = 1.8 V. OE = GND, output is Weakly Pulled Down

Vdd = 2.5V, 2.8V or 3.3V, ST = GND, output is Weakly Pulled

Down

Vdd = 1.8 V. ST = GND, output is Weakly Pulled Down

25°C

Extended Commercial

Industrial

Supply voltages between 2.5V and 3.3V can be supported.

Contact

SiTime

for additional information.

Inclusive of Initial tolerance at 25 °C, and variations over

operating temperature, rated power supply voltage and load

Condition

Frequency Range

Frequency Stability and Aging

Operating Temperature Range

Supply Voltage and Current Consumption

LVCMOS Output Characteristics

Input Characteristics

Pin 1, OE or ST

Pin 1, OE logic high or logic low, or ST logic high

Pin 1, ST logic low

Note:

1. All electrical specifications in the above table are specified with 15 pF output load and for all Vdd(s) unless otherwise stated.

SiTime Corporation

Rev. 1.02

990 Almanor Avenue

Sunnyvale, CA 94085

(408) 328-4400

www.sitime.com

Revised June 24, 2013

Recommended Resources

HT-2886 series (8-tone) circuit

Semiconductor refrigeration switching power supply

Heart rate monitor circuit diagram

PLL circuit for AM demodulator

3-7V voltage stabilizing circuit diagram using W723

Water level detection telemetry circuit

How to modify the channel?: Scenario description: Now there is a PAN coordinator, a routing node, and two terminal nodes. The parent node of one terminal is the PAN coordinator, and the other is a routing node. Now the network h...; invoker_zc RF/Wirelessly

Definition and function of the middle segment in DSP program: The target file generated by TI's compiler is a modular ELF format file. Code and data are organized in the form of segments in the ELF file. An ELF segment occupies a continuous block of code or data...; fish001 DSP and ARM Processors

Graduates want to be electronic engineers: If graduates want to be electronic engineers, what knowledge should they prepare and what software should they be proficient in?...; WarrenEBuffet Recruitment

【Design Tools】Xilinx ISE 12 Design Suite Innovative Features Detailed Graphics and Text: This is the PPT presentation by Zhang Yuqing, Director of Marketing and Applications for Asia Pacific, at the Xilinx ISE12 Design Suite launch event. Zhang Yuqing introduced the latest features of ISE...; GONGHCU FPGA/CPLD

Testability Design Principles for Printed Circuit Boards: Testability design principles for printed circuit boards 1. Based on the specific circuits and functions of the board, you can choose whether each part of the circuit on the board needs to use corresp...; 安_然 PCB Design

FPGA project requirements: ...; huangna FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components