534AC000515DGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 534AC000515DGR

534AC000515DGR: DescriptionQUAD FREQUENCY XO, OE PIN 2; CategoryPassive components; File Size445KB，12 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

534AC000515DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	534AC000515DGR	-	-	View	Buy Now

534AC000515DGR Overview

QUAD FREQUENCY XO, OE PIN 2

534AC000515DGR Parametric

Parameter Name	Attribute value
type	XO (Standard)
Frequency - Output 1	10MHz
Frequency - Output 2	20MHz
Frequency - Output 3	30MHz
Frequency - Output 4	40MHz
Function	enable/disable
output	LVPECL
Voltage - Power	3.3V
frequency stability	±7ppm
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	121mA
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)
high	0.071"（1.80mm）
Package/casing	8-SMD, no leads
Current - Power (disabled) (maximum)	75mA

Preview

Download Datasheet

View All

Si534

EVISION

UAD

R E Q U E N C Y

RYSTAL

S C I L L A T O R

(XO)

(10 M H

Z TO

1 . 4 G H

)

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



Four selectable output frequencies



3rd generation DSPLL with superior



jitter performance



3x better frequency stability than

SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation



Pin Assignments:

See page 6.

(Top View)

FS[1]

GND

FS[0]

Description

The Si534 quad frequency XO utilizes Silicon Laboratories’ advanced

DSPLL

circuitry to provide a low jitter clock at high frequencies. The Si534

is available with any-rate output frequency from 10 to 945 MHz and select

frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is

required for each output frequency, the Si534 uses one fixed crystal to

provide a wide range of output frequencies. This IC-based approach allows

the crystal resonator to provide exceptional frequency stability and reliability.

In addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low jitter clocks in noisy environments

typically found in communication systems. The Si534 IC-based XO is factory

configurable for a wide variety of user specifications including frequency,

supply voltage, output format, and temperature stability. Specific

configurations are factory programmed at time of shipment, thereby

eliminating long lead times associated with custom oscillators.

CLK–

CLK+

(LVDS/LVPECL/CML)

FS[1]

GND

FS[0]

Functional Block Diagram

CLK– CLK+

CLK

FS[1]

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

FS[0]

(CMOS)

GND

Rev. 1.4 6/18

Si534

Recommended Resources

Long distance infrared alarm switch circuit receiver circuit

Z-33 switching regulated power supply circuit

Simple light-controlled automatic dimming lamp circuit

Servo drive circuit diagram

Anti-parallel or bridge thyristor trigger circuit ()

Computer motherboard circuit diagram 815 3_27

ADC12 Offset Error: When the AD conversion input is 0, the output is not 0. This output should be the offset error. Is there a way to eliminate it? That is, when the input is 0, the output is also 0...; zzbaizhi Microcontroller MCU

What is EDS (Electronic Differential Lock): At present, EDS electronic differential locks have been added to many new cars on the market. Here we will talk about this "strange lock" EDS. 　　　　EDS electronic differential lock, the full name in E...; frozenviolet Automotive Electronics

DDS Design Based on FPGA: [i=s] This post was last edited by haoshuai on 2018-8-22 18:05 [/i] [align=left][font=宋体] I am learning FPGA-based DDS design recently. I would like to take this opportunity to record the learning pro...; haoshuai FPGA/CPLD

(solved)msp430 Application UART driver cannot be installed: My system is Windows 7 64bit. Ghost installs the msp430 Application UART driver but cannot install it. It seems that the system installed by Ghost cannot install this driver. I downloaded IAR, which c...; cloverstd Microcontroller MCU

Ask a question about ADC: Is the reference voltage of the ADC of the LM3S chip the internal 3.3V ? I can't find any explanation in the manual! Now I find that the data I sampled has a large deviation from the actual value. The...; eeleader Microcontroller MCU

Novice question: Why does the stack need to be initialized?: Rookie question: Why should the stack be initialized to 0? What happens if it is not initialized?...; 问渠 stm32/stm8

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components