534FC000358DGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 534FC000358DGR

534FC000358DGR: DescriptionQUAD FREQUENCY XO, OE PIN 2; CategoryPassive components; File Size445KB，12 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

534FC000358DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	534FC000358DGR	-	-	View	Buy Now

534FC000358DGR Overview

QUAD FREQUENCY XO, OE PIN 2

534FC000358DGR Parametric

Parameter Name	Attribute value
type	XO (Standard)
Frequency - Output 1	10MHz
Frequency - Output 2	25MHz
Frequency - Output 3	30.72MHz
Frequency - Output 4	38.4MHz
Function	enable/disable
output	LVDS
Voltage - Power	2.5V
frequency stability	±7ppm
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	98mA
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)
high	0.071"（1.80mm）
Package/casing	8-SMD, no leads
Current - Power (disabled) (maximum)	75mA

Preview

Download Datasheet

View All

Si534

EVISION

UAD

R E Q U E N C Y

RYSTAL

S C I L L A T O R

(XO)

(10 M H

Z TO

1 . 4 G H

)

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



Four selectable output frequencies



3rd generation DSPLL with superior



jitter performance



3x better frequency stability than

SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation



Pin Assignments:

See page 6.

(Top View)

FS[1]

GND

FS[0]

Description

The Si534 quad frequency XO utilizes Silicon Laboratories’ advanced

DSPLL

circuitry to provide a low jitter clock at high frequencies. The Si534

is available with any-rate output frequency from 10 to 945 MHz and select

frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is

required for each output frequency, the Si534 uses one fixed crystal to

provide a wide range of output frequencies. This IC-based approach allows

the crystal resonator to provide exceptional frequency stability and reliability.

In addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low jitter clocks in noisy environments

typically found in communication systems. The Si534 IC-based XO is factory

configurable for a wide variety of user specifications including frequency,

supply voltage, output format, and temperature stability. Specific

configurations are factory programmed at time of shipment, thereby

eliminating long lead times associated with custom oscillators.

CLK–

CLK+

(LVDS/LVPECL/CML)

FS[1]

GND

FS[0]

Functional Block Diagram

CLK– CLK+

CLK

FS[1]

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

FS[0]

(CMOS)

GND

Rev. 1.4 6/18

Si534

Recommended Resources

Embedded-based robot system circuit module design

Inverter brightness control circuit

Inverting AC amplifier circuit composed of LM324

Tone and volume adjusters for stereo equipment

Computer motherboard circuit diagram 810 1_27

Computer motherboard circuit diagram 815 3_35

[Recommendation] Improvement of switching power supply protection circuit based on UC3842 (2): 2 Defects of UC3842 protection circuit 　　2.1 Defects of overload protection 　　When the power supply is overloaded or the output is short-circuited, the protection circuit of UC3842 is activated, reduc...; pushu009azx Analogue and Mixed Signal

【helper2416】The first batch of helper2416 uCOS II porting programs written by myself: [align=left][font=宋体][color=#ff0000]I posted to the wrong forum at first. I will post it back. . . [/color][/font][/align][align=left][font=宋体][size=10.5pt][color=#ff00ff]#include "all.h" OS_STK InitT...; 陌路绝途 Embedded System

[Nucleo experience]——Some sharing of STM32L053 manual: [i=s] This post was last edited by qq849682862 on 2014-11-4 08:24 [/i] Share some of the STM32L053 manuals I just downloaded...; qq849682862 stm32/stm8

How to compile and use FAAD on WM: I used the cygwin-cegcc-mingw32ce-0.51.0-1 compiler to compile FFMPEG. After installing FAAD, I copied the FAAD.A and other files to the libavcodec directory of FFMPEG, but the compilation still faile...; samhesam Embedded System

Cross-clock domain: How to read low-frequency clock data instantly with high-frequency clock: Initiate a read command in the high-frequency clock domain to read data in the low-frequency clock domain. Since the read signal is in the high-frequency clock domain, the hold time is not enough to s...; stepan FPGA/CPLD

Google Glass for Modern Warfare: [color=#595959][backcolor=rgb(255, 255, 255)][font=Arial, Helvetica, sans-serif][size=14px]Google Glass connects to the electronic eyepiece of a semi-automatic rifle via WiFi, allowing people to aim a...; qwqwqw2088 Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components