EEWORLDEEWORLDEEWORLD

Part Number

Search

599FDB000107DGR

Description
VCXO; DIFF/SE; I2C PROG; 10-810
CategoryPassive components   
File Size550KB,27 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

599FDB000107DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
599FDB000107DGR - - View Buy Now

599FDB000107DGR Overview

VCXO; DIFF/SE; I2C PROG; 10-810

599FDB000107DGR Parametric

Parameter NameAttribute value
typeVCXO
FunctionEnable/Disable (Reprogrammable)
outputLVDS
Voltage - Power2.25 V ~ 2.75 V
frequency stability±20ppm
Absolute pulling range (APR)±75ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)110mA
grade-
Installation typesurface mount
Package/casing8-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Si 5 9 8 / S i 5 9 9
10–810 M H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Features
I
2
C programmable output
frequencies from 10 to 810 MHz
0.5 ps RMS phase jitter
Superior power supply rejection:
0.3–0.4 ps additive jitter
Available LVPECL, CMOS, LVDS,
and CML outputs
1.8, 2.5, or 3.3 V supply
Pin- and register-compatible with
Si570/571
Programmable with 28 parts per
trillion frequency resolution
Integrated crystal provides stability
and low phase noise
Frequency changes up to
±3500 ppm are glitchless
–40 to 85 °C operation
Industry-standard 5x7 mm package
Si5602
Applications
Ordering Information:
SONET / SDH / xDSL
Ethernet / Fibre Channel
3G SDI / HD SDI
Multi-rate PLLs
Multi-rate reference clocks
Frequency margining
Digital PLLs
CPU / FPGA FIFO control
Adaptive synchronization
Agile RF local oscillators
See page 21.
Pin Assignments:
See page 20.
(Top View)
SDA
7
NC
1
2
3
8
SCL
6
5
4
V
DD
Description
The Si598 XO/Si599 VCXO utilizes Silicon Laboratories' advanced DSPLL®
circuitry to provide a low-jitter clock at any frequency. They are user-
programmable to any output frequency from 10 to 810 MHz with 28 parts per
trillion (PPT) resolution. The device is programmed via a 2-pin I
2
C compatible
serial interface. The wide frequency range and ultra-fine programming resolution
make these devices ideal for applications that require in-circuit dynamic frequency
adjustments or multi-rate operation with non-integer related rates. Using an
integrated crystal, these devices provide stable low jitter frequency synthesis and
replace multiple XOs, clock generators, and DAC controlled VCXOs.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Power Supply Filtering
Si598
SDA
Fixed
Frequency
Oscillator
Any Frequency
DSPLL®
10 to 810 MHz
Clock Synthesis
CLK+
CLK–
7
V
C
1
2
3
8
SCL
6
5
4
V
DD
Vc
(Si599)
OE
CLK–
CLK+
ADC
I2C Interface
GND
SDA
SCL
GND
Si599
Rev. 1.1 6/18
Copyright © 2018 by Silicon Laboratories
Si598/Si599
How to generate a gate-level netlist in VerilogHDL format?
I want to use the synthesis tool of QuartusII9.0 to generate a gate-level netlist in Verilog HDL format, but I don't know how to set it up. I would like to ask friends who have done this how to set it...
eeleader-mcu FPGA/CPLD
How to crack the recovery card under winxp?
How to crack the recovery card in XP environment? For example, Little Sentinel, Huachao....
ppz2005 Embedded System
How do you implement division when using FPGA?
Please give me your advice...
随风 FPGA/CPLD
Definition of CECC component inspection test types and test levels
CECC Lab provides professional IC testing and verification. Have you lost many high-quality old customers due to IC quality problems? Have you had disputes with your buyers or sellers due to IC qualit...
conroe Test/Measurement
Analog Dialogue Collection
[i=s]This post was last edited by qwqwqw2088 on 2019-9-29 09:51[/i]The first issue of Analog Dialogue in 2019 is now online! Help you get the latest engineering trends and inspire new design ideas! Ta...
qwqwqw2088 Analogue and Mixed Signal
Ask for help, my customized kernel cannot run
During the loading process, it is displayed in dnw--S3C2440DISP::InitDisplay done OEMIoControl: Unsupported Code 0x10100fc - device 0x0101 func 63 OEMIoControl: Unsupported Code 0x1010024 - device 0x0...
zmzsm2 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1642  2614  2615  2311  1663  34  53  47  43  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号