EEWORLDEEWORLDEEWORLD

Part Number

Search

SNI750005

Description
OSCILLATOR XO 187.5MHZ PECL6-SMD
CategoryPassive components   
File Size287KB,4 Pages
ManufacturerDiodes
Websitehttp://www.diodes.com/
Environmental Compliance
Download Datasheet Parametric View All

SNI750005 Overview

OSCILLATOR XO 187.5MHZ PECL6-SMD

SNI750005 Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency187.5MHz
Functionenable/disable
outputPECL
Voltage - Power3.3V
frequency stability±50ppm
Operating temperature-20°C ~ 70°C
Current - Power (maximum)70mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.079"(2.00mm)
Current - Power (disabled) (maximum)25µA
SN Series Crystal Clock Oscillator (XO)
Legacy SEL383 Series
7.0 x 5.0mm
3.3V PECL
Low Jitter XO
Package:
SN
Recommended Land Pattern:
7.0 x 5.0mm Ceramic SMD
Product Features
• 50 to 220 MHz Frequency Range
• <1 ps RMS jitter with advanced non-PLL,
patented design (U.S. Patent #7002423)
• Thicker crystal for improved reliability
• RoHS compliant
Pin Functions:
Pin
Function
1
2
3
4
5
6
OE or NC
OE or NC
V
EE
Q Output
Q Output
V
CC
Product Description
The SN Series 3.3V crystal clock oscillator
achieves superb jitter and stability over a broad
range of operating conditions and frequencies.
The output clock signal, generated internally
with a patented oscillator design, is compatible
with LVPECL logic levels. The device, available
on tape and reel, is contained in a 7.0 x
5.0mm surface-mount ceramic package.
Part Ordering Information:
SN XXX YYYY
Applications
The SN Series is an ideal reference clock for
high-speed applications requiring low jitter,
including:
• 1/10 Gigabit Ethernet
• 2/4/10G Fibre Channel
• Serial Attached SCSI (SAS)
• Server & Storage platforms
• SONET/SDH linecards
• Passive Optical Network (PON) devices
• HD Video Systems
SaRonix
Product Series
Output Enable/Disable Function
0 = N/C pin 1, and pin 2
3 = OE pin 1, N/C pin 2
4 = N/C pin 1, OE pin 2
A: Product Family
B: XXX = Frequency Code
C: YYYY = Specification Code
Following the above format, Saronix-eCera part numbers will be assigned upon
confirmation of exact customer requirements.
Legacy Ordering Information - For Reference Only:
S EL383 3 B - 212.500 (T)
Packaging
(T) = Tape & Reel
full reel increments
Blank = Bulk packaged
Output Frequency
(MHz)
Frequency Stability
A = ±25 ppm (-10 to +70°C)
B = ±50 ppm (-10 to +70°C)
E = ±50 ppm (-40 to +85°C)
SaRonix-eCera™ is a Pericom® Semiconductor company
US: +1-408-435-0800 TW: +886-3-4518888
www.saronix-ecera.com
All specifications are subject to change without notice.
SN 3.3V REV2009_JAN26_01.7
1
About the writing of upgrade programs or drivers on CE
Since our product does not use the graphical interface of WinCE, and in order to protect intellectual property rights, it is necessary to shield users from the visibility of program names and program ...
ld7928 Embedded System
Analysis of Electronic Design Competition Questions
[i=s]This post was last edited by paulhyde on 2014-9-15 09:25[/i] Southeast University Press...
Saintif Electronics Design Contest
It's time to summarize the year again - EE community sends warmth
[align=center][/align] [size=3]As I get older, I always feel that each year goes by faster than the last. Do you feel the same way? [/size] [size=3]It's 2017 in two weeks! [/size] [size=3]How did you ...
eric_wang Talking
One vxworks, one windows, how to implement windows access to a "shared directory" under vxworks? ? ? ? ? ? Urgent, please help, thank you
One vxworks, one windows, how to implement windows access to a directory under vxworks? ??? ??? ??? Urgent.............. It's like implementing windows access to a shared file under windows, but what ...
chenyi9258 Real-time operating system RTOS
Regarding the issue of adding cycle timing constraints in ISE11, please help!
How to determine whether a network cable is a clock in ISE11? It seems that an IBUFG must be added to be determined as a clock network cable. Otherwise, it is not considered a clock cycle constraint a...
eeleader FPGA/CPLD
AD5933 has large impedance measurement error
My goal is to measure the impedance value of the coil. First, I used 100 ohms as the correction resistor, and the feedback resistor was connected to a 100Ω resistor. The excitation amplitude is 2Vp-p ...
abwdh ADI Reference Circuit

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1355  217  2465  1509  2504  28  5  50  31  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号