530CA28M6000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530CA28M6000DGR

530CA28M6000DGR: DescriptionSINGLE FREQUENCY XO, OE PIN 2 (O; CategoryPassive components oscillator; File Size450KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530CA28M6000DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530CA28M6000DGR	-	-	View	Buy Now

530CA28M6000DGR Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

530CA28M6000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	DILCC6,.2
Reach Compliance Code	compliant
JESD-609 code	e3
Installation features	SURFACE MOUNT
Number of terminals	6
Maximum operating frequency	945 MHz
Minimum operating frequency	10 MHz
Nominal operating frequency	28.6 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
Encapsulate equivalent code	DILCC6,.2
power supply	3.3 V
Certification status	Not Qualified
Maximum slew rate	88 mA
Nominal supply voltage	3.3 V
surface mount	YES
Terminal surface	Matte Tin (Sn)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



1.4 GH

)

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation



Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.5 6/18

Si530/531

Recommended Resources

38 LED energy-saving lamp circuit

Current Regulation Op Amp

automatic volume controller

Overvoltage protection circuit example circuit diagram b

Mains voltage two-way over-limit alarm protector circuit

Microphone and its testing

F28035 was discovered by accident: When DIYing digital power supply, F28035 was used, and two of the external ports were connected to two LEDs after being inverted by transistors. One PWM7B is IO/PWM multiplexed, and the LED is off whe...; dontium Microcontroller MCU

Variable Gain Instrument Amplifier AD8221 with Optimal Common Mode Rejection Performance and Its Application: Abstract: The common mode rejection ratio of most instrument amplifiers on the market begins to decay at 200Hz, making it difficult to meet certain design requirements. However, the gain-programmable ...; fighting Test/Measurement

What modules should I prepare for the National Electronics Competition?: [i=s] This post was last edited by paulhyde on 2014-9-15 09:14 [/i] Hello everyone, what modules should I prepare for the National Electronics Competition? Please give me some advice...; cernllyy Electronics Design Contest

Op amp output power supply voltage OP2345 solution: The output power supply voltage of the op amp OP2345 is shown in the figure...; dsc19881112 Analog electronics

How to modify a Wince BSP package similar to your own board under PB: My development board does not have a BSP package under Wince. The CPU is EP9315. We found the BSP package of another board (whose CPU is also EP9315) and want to modify it. Please tell me how to do it...; thingwind Embedded System

I watched the Old Testament last night. It said that people are born evil. What’s going on?: It is not the case that human nature is inherently good as stated in the Three Character Classic.When I saw the Ark section, it only protected one family, and the rest were evil people, so God advance...; xu__changhua Talking

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components