530GA60M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530GA60M0000DGR

530GA60M0000DGR: DescriptionSINGLE FREQUENCY XO, OE PIN 2 (O; CategoryPassive components oscillator; File Size450KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530GA60M0000DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530GA60M0000DGR	-	-	View	Buy Now

530GA60M0000DGR Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

530GA60M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	compliant
Is Samacsys	N
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Number of terminals	6
Maximum operating frequency	945 MHz
Minimum operating frequency	10 MHz
Nominal operating frequency	60 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
Package body material	PLASTIC/EPOXY
Encapsulate equivalent code	DILCC6,.2
physical size	7.0mm x 5.0mm x 1.85mm
power supply	2.5 V
Certification status	Not Qualified
Maximum slew rate	88 mA
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



1.4 GH

)

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation



Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.5 6/18

Si530/531

Recommended Resources

C620 and other lathe Y-△ conversion power saving circuit

Baiyun brand BCD-180A refrigerator circuit

INA115 type instrument amplifier circuit

Automatic sentence playback circuit

Common line paging circuit for minibuses—LM386 internal schematic diagram

Goldfish Game Console Circuit

12 Tips for Using Frequency Converter: 1) Shielded wires should be used for signal and control wires, which is beneficial for preventing interference. When the line is long, for example, the distance jumps 100 m, the conductor cross-sectio...; dlpowtran Energy Infrastructure?

Questions about this full-bridge drive solution: [img]http://www.robotdiy.com/images/MOSFET_Motor_Driver/MOSFET_Motor_Driver_01.gif[/img] Why the PWM signal here uses the signal after the NAND gate instead of directly inverting the PWM signal? There...; nanxiangzi Embedded System

Why are there so many pornographic people adding me as a friend?: What do these sisters do? It's so weird. Why do they add me? :sexy:...; mimixigu Suggestions & Announcements

STM32F207 Ethernet + LAN8742 transmission server will get stuck: The microcontroller acts as a server to transmit data to the computer client. The communication between the client and the server is a question-and-answer method. After a period of transmission, the s...; 李嘉辉 stm32/stm8

What is the use of bitfile in FPGA development?: Is this a description of the chip's functions? What language is it developed in? What is its function? Please explain in detail. Thanks for your advice!...; a98du1985 Embedded System

Labview coded super horsepower: The super horsepower compiled by labview is really amazing...; 安_然 Test/Measurement

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components