EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT8209AI-GF-25S-133.300000T

Description
-40 TO 85C, 2520, 10PPM, 2.5V, 1
CategoryPassive components   
File Size647KB,15 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet View All

SIT8209AI-GF-25S-133.300000T Overview

-40 TO 85C, 2520, 10PPM, 2.5V, 1

SiT8209
Ultra-Performance Oscillator
Features
Any frequency between 80.000001 and 220 MHz accurate to
6 decimal places
100% pin-to-pin drop-in replacement to quartz-based oscillators
Ultra-low phase jitter: 0.5 ps (12 kHz to 20 MHz)
Frequency stability as low as ±10 PPM
Industrial or extended commercial temperature range
LVCMOS/LVTTL compatible output
Standard 4-pin packages: 2.5 x 2.0, 3.2 x 2.5, 5.0 x 3.2,
7.0 x 5.0 mm x mm
Outstanding silicon reliability of 2 FIT or 500 million hour MTBF
Pb-free, RoHS and REACH compliant
Ultra-short lead time
Applications
SATA, SAS, Ethernet, 10-Gigabit Ethernet, SONET, PCI
Express, video, Wireless
Computing, storage, networking, telecom, industrial control
Table 1. Electrical Characteristics
Parameter
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
[1]
Min.
80.000001
-10
-20
-25
-50
Typ.
1.8
2.5
2.8
3.3
34
30
1.2
100
7
1.5
2
0.5
Max.
220
+10
+20
+25
+50
+70
+85
1.89
2.75
3.08
3.63
36
33
31
30
70
10
55
60
2
10%
30%
250
10
115
10
2
3
1
+1.5
+5
Unit
MHz
PPM
PPM
PPM
PPM
°C
°C
V
V
V
V
mA
mA
mA
mA
µA
µA
%
%
ns
Vdd
Vdd
Vdd
Vdd
kΩ
MΩ
ms
ns
ms
ps
ps
ps
PPM
PPM
Pin 1, OE or
ST
Pin 1, OE or
ST
Extended Commercial
Industrial
Condition
Inclusive of Initial tolerance at 25 °C, and variations over
operating temperature, rated power supply voltage and load
Operating Temperature Range
Supply Voltage
T_use
Vdd
-20
-40
1.71
2.25
2.52
2.97
Supply voltages between 2.5V and 3.3V can be supported.
Contact
SiTime
for guaranteed performance specs for supply
voltages not specified in this table.
Current Consumption
OE Disable Current
Idd
I_OD
No load condition, f = 100 MHz, Vdd = 2.5V, 2.8V or 3.3V
No load condition, f = 100 MHz, Vdd = 1.8V
Vdd = 2.5V, 2.8V or 3.3V, OE = GND, output is Weakly Pulled
Down
Vdd = 1.8 V. OE = GND, output is Weakly Pulled Down
Vdd = 2.5V, 2.8V or 3.3V,
ST
= GND, output is Weakly
Pulled Down
Vdd = 1.8 V.
ST
= GND, output is Weakly Pulled Down
f <= 165 MHz, all Vdds.
f > 165 MHz, all Vdds.
15 pF load, 10% - 90% Vdd
IOH = -6 mA, IOL = 6 mA, (Vdd = 3.3V, 2.8V, 2.5V)
IOH = -3 mA, IOL = 3 mA, (Vdd = 1.8V)
Standby Current
I_std
Duty Cycle
Rise/Fall Time
Output Voltage High
Output Voltage Low
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
DC
Tr, Tf
VOH
VOL
VIH
VIL
Z_in
45
40
90%
70%
2
Pin 1, OE logic high or logic low, or
ST
logic high
Pin 1,
ST
logic low
Measured from the time Vdd reaches its rated minimum value
f = 80 MHz, For other frequencies, T_oe = 100 ns + 3 cycles
In standby mode, measured from the time
ST
pin
crosses 50% threshold. Refer to
Figure 5.
f = 156.25 MHz, Vdd = 2.5V, 2.8V or 3.3V
f = 156.25 MHz, Vdd = 1.8V
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz
25°C
25°C
Startup Time
OE Enable/Disable Time
Resume Time
RMS Period Jitter
RMS Phase Jitter (random)
First year Aging
10-year Aging
T_start
T_oe
T_resume
T_jitt
T_phj
F_aging
-1.5
-5
Note:
1. All electrical specifications in the above table are specified with 15 pF output load and for all Vdd(s) unless otherwise stated.
Rev 1.1
January 2, 2017
www.sitime.com
430 Why is it so quiet?
......
huo_hu Microcontroller MCU
How to synchronize the signals from two sources
I made a reverse addition circuit in an analog electronics book. I want to synchronize the signals from the two signal sources. For example, they are all 100HZ, with a peak-to-peak value of 100mv, and...
笑溜溜 Analog electronics
Protel99出现“Access violation at address 40067324 in module 'Vcl50.bpl'.
When using Protel99 to open a PCB diagram, "Access violation at address 40067324 in module 'Vcl50.bpl'. Write of address 0000014C" appears. How can I solve this problem?...
qinyucheng PCB Design
Case! EMI rectification of power supply
[i=s]This post was last edited by qwqwqw2088 on 2019-5-28 09:21[/i] [size=4]This is a power supply with a wide input voltage of 120-277V 60HZ, an output of 48V, 273mA, and a Buck topology. Note: In th...
qwqwqw2088 Analogue and Mixed Signal
Xilinx ISE software installation package
Is there a Xilinx ise installation package plus crack package? My computer is a win7 64-bit machine, and I have downloaded and installed it incorrectly several times. I have registered on the Xilinx o...
xingfudeziwei FPGA/CPLD
Linux inter-process communication - using shared memory
[align=left][font=Hiragino Sans GB]1. What is shared memory[/font][/align][align=left][font=Hiragino Sans GB]As the name implies, shared memory allows two unrelated processes to access the same logica...
jingcheng Linux and Android

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1436  939  289  2155  2455  29  19  6  44  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号