EEWORLDEEWORLDEEWORLD

Part Number

Search

301331M025FQ0E

Description
Aluminum Electrolytic Capacitor, Aluminum
CategoryPassive components    capacitor   
File Size973KB,6 Pages
ManufacturerCDE [ CORNELL DUBILIER ELECTRONICS ]
Environmental Compliance
Related ProductsFound3parts with similar functions to 301331M025FQ0E
Download Datasheet Parametric View All

301331M025FQ0E Overview

Aluminum Electrolytic Capacitor, Aluminum

301331M025FQ0E Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instruction,
Reach Compliance Codeunknow
ECCN codeEAR99
Capacitor typeALUMINUM ELECTROLYTIC CAPACITOR
dielectric materialsALUMINUM
JESD-609 codee3
Manufacturer's serial number301
Number of terminals2
Terminal surfaceTin (Sn)
Base Number Matches1

301331M025FQ0E Similar Products

Part Number Manufacturer Description
301331M025FQ2E CDE [ CORNELL DUBILIER ELECTRONICS ] Aluminum Electrolytic Capacitor, Aluminum
301331M025FQ2 CDE [ CORNELL DUBILIER ELECTRONICS ] Aluminum Electrolytic Capacitor, Aluminum
301331M025FQ0 CDE [ CORNELL DUBILIER ELECTRONICS ] Aluminum Electrolytic Capacitor, Aluminum
[Help] How to enable the Ethernet half-duplex MAC conflict retransmission mechanism of GD32F450?
Currently debugging Ethernet half-duplex, using RMII interface mode, and using FPGA code to artificially create Ethernet conflicts That is, when MAC sends, data is sent to MAC at the same time. I have...
心☆野 GD32 MCU
Vibration test bench
The output shaft is light in weight and strong in rigidity, and the common frequency of the axis is over 4000HZ. [img]http://www.giant-force.com.cn/chanpin/images/Article_common6.gif[/img]Using comput...
bjjufu Test/Measurement
Ask for analog electronics knowledge
Question: T9-T12 tubes form a complementary output stage, why is it said that "its voltage gain is equal to 1"? The complementary output stage expands the undistorted output voltage range, and the max...
whwshiyuan1984 Analog electronics
Master's thesis
Paid help: Help to improve a clean room based on FPGA design. Monitoring indicators include temperature, humidity, noise, etc. The framework is ready, but some things are not available, such as the no...
shanshixin1983 FPGA/CPLD
System clock tick
Before starting the clock tick, do I have to create all the required tasks before starting it? In other words, after the clock tick is started, no new tasks can be created. I saw in the 2440 project t...
使者0123 Embedded System
"Verilog HDL Comprehensive Practical Tutorial" by J.Bhasker, translated by Sun Haiping.pdf
"Verilog HDL Comprehensive Practical Tutorial" by J.Bhasker, translated by Sun Haiping.pdf...
雷北城 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 652  153  2740  614  901  14  4  56  13  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号