EEWORLDEEWORLDEEWORLD

Part Number

Search

LTC4301LIDD#PBF

Description
IC REDRIVER I2C HOTSWAP 2CH 8DFN
CategoryAnalog mixed-signal IC    Drivers and interfaces   
File Size159KB,12 Pages
ManufacturerLinear ( ADI )
Websitehttp://www.analog.com/cn/index.html
Environmental Compliance
Download Datasheet Parametric View All

LTC4301LIDD#PBF Overview

IC REDRIVER I2C HOTSWAP 2CH 8DFN

LTC4301LIDD#PBF Parametric

Parameter NameAttribute value
Brand NameLinear Technology
Is it Rohs certified?conform to
MakerLinear ( ADI )
Parts packaging codeDFN
package instructionHVSON, SOLCC8,.11,20
Contacts8
Manufacturer packaging codeDD
Reach Compliance Codecompliant
ECCN codeEAR99
Interface integrated circuit typeINTERFACE CIRCUIT
JESD-30 codeS-PDSO-N8
JESD-609 codee3
length3 mm
Humidity sensitivity level1
Number of functions1
Number of terminals8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeHVSON
Encapsulate equivalent codeSOLCC8,.11,20
Package shapeSQUARE
Package formSMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
power supply3/5 V
Certification statusNot Qualified
Maximum seat height0.8 mm
Maximum slew rate6.2 mA
Maximum supply voltage5.5 V
Minimum supply voltage2.7 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn)
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width3 mm
LTC4301L
Hot Swappable 2-Wire
Bus Buffer with Low Voltage
Level Translation
DESCRIPTIO
The LTC
®
4301L hot swappable, 2-wire bus buffer allows
I/O card insertion into a live backplane without corruption
of the data and clock busses. In addition, the LTC4301L
SDAIN and SCLIN pins are compatible with systems with
pull-up voltages as low as 1V. Control circuitry prevents
the backplane from being connected to the card until a
stop bit or a bus idle is present. When the connection is
made, the LTC4301L provides bidirectional buffering,
keeping the backplane and card capacitances isolated.
When driven low, the CS input pin allows the part to
connect after a stop bit or bus idle occurs. Driving CS high
breaks the connection between SCLIN and SCLOUT and
between SDAIN and SDAOUT. A logic high on READY
indicates that the backplane and card sides are connected
together.
The LTC4301L is offered in 8-pin DFN (3mm
×
3mm) and
MSOP packages.
, LT, LTC and LTM are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.
Protected by U.S. Patents including 7032051.
FEATURES
Level Translates 1V Signals to Standard 3.3V and
5V Logic Rails
Allows Bus Pull-Up Voltages as Low as 1V on
SDAIN and SCLIN
Bidirectional Buffer* for SDA and SCL Lines
Increases Fanout
Prevents SDA and SCL Corruption During Live Board
Insertion and Removal from Backplane
Isolates Input SDA and SCL Line from Output
10kV Human Body Model ESD Protection
Supports Clock Stretching, Arbitration and
Synchronization
High Impedance SDA, SCL Pins for V
CC
= 0V
CS Gates Connection from Input to Output
Compatible with I
2
C
TM
, I
2
C Fast Mode and SMBus
Standards (Up to 400kHz Operation)
Small 8-Pin MSOP and DFN (3mm
×
3mm) Packages
APPLICATIO S
Hot Board Insertion
Servers
Capacitance Buffer/Bus Extender
Desktop Computers
TYPICAL APPLICATIO
1.2V
Input-Output Connection
3.3V
0.01µF
2k
SDA
µP
SCL
2k
SDAIN
SCLIN
CS
GND
GND
4301l TA01a
V
CC
V
CC
SDAOUT
SCLOUT
READY
LTC4301L
10k
10k
SDA
SCL
OUTPUT
SIDE
20pF
0.5V/DIV
INPUT
SIDE
55pF
U
U
U
1µs/DIV
4301 TA01b
4301lfa
1
Cyclone V Board Trial Report 1 ---- Board Resource Analysis
[align=left]First of all, you need to have a complete understanding of the board. At least you need to know what functions this board has and how it implements these functions. Below I will give you t...
deweyled FPGA/CPLD
Is this configuration of the kernel module contradictory?
When configuring the kernel, I disabled moduleization, but the kernel's own drivers are loaded as modules when booting. Is this a contradiction? Do I need to make modules when I recompile this kernel?...
xcping Embedded System
Multi-core DSP structure and super-core DSP structure
The explosive growth of the Internet and the accelerated integration of line networks and packet networks have put forward a series of new requirements for communication equipment and applications. Th...
Aguilera DSP and ARM Processors
There are only two men's football teams in the world that are qualified to print five stars on their jerseys.
There are only two men's football teams in the world that are qualified to print five stars on their jerseys: China and Brazil...
tiankai001 Talking
Talk about the performance test, EMC test and safety regulations I have experienced
[b][size=4]Foreword.[/size][/b] Actually, when I wrote this post, I didn't know how to start. I am not an EMC expert. When I wrote it, I piled up a lot of professional terms or explanations of terms. ...
huaiqiao Power technology
Please advise on the stm32usb double buffering issue
I set the USB endpoint 2 of stm32 to double buffering, but found packet loss during the test;the code for setting double buffering is as follows:#define SPEED_UP#ifdef SPEED_UPSetEPType(ENDP2, EP_BULK...
duoyuanhanshu stm32/stm8

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1800  1297  1195  195  1751  37  27  25  4  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号