EEWORLDEEWORLDEEWORLD

Part Number

Search

552BC000346DG

Description
VCXO; DIFF/SE; DUAL FREQ; 10-141
CategoryPassive components   
File Size477KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

552BC000346DG Online Shopping

Suppliers Part Number Price MOQ In stock  
552BC000346DG - - View Buy Now

552BC000346DG Overview

VCXO; DIFF/SE; DUAL FREQ; 10-141

552BC000346DG Parametric

Parameter NameAttribute value
typeVCXO
Frequency - Output 110MHz
Frequency - Output 2-
Frequency - Output 3-
Frequency - Output 4-
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±50ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)108mA
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
high0.071"(1.80mm)
Package/casing6-SMD, no leads
Current - Power (disabled) (maximum)75mA
Si 5 5 2
R
EVISION
D
D
U A L
F
REQUENCY
V
OLTAGE
- C
ON TROLLED
C
R Y S TA L
O
SCILLATOR
(VCXO) 10 MH
Z TO
1 . 4 G H
Z
Features
Available with any-rate output
frequencies from 10–945 MHz and
selected frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Ordering Information:
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 10.
Description
The Si552 dual-frequency VCXO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC-based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low-jitter clocks in noisy environments typically found in communication
systems. The Si552 IC-based VCXO is factory-configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating the long lead
times associated with custom oscillators.
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
FS
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK- CLK+
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
®
Clock Synthesis
ADC
V
C
FS
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si552
AVR assembler, paid help
[i=s]This post was last edited by weizhongc on 2020-3-23 10:06[/i]We have a chip called Atmage328p, 28Pin; The chip operates the internal eeprom by simulating the i2c slave mode, simulating it like 24...
weizhongc Microchip MCU
S3C2440 Hardware Timer
I want to use the timer output microsecond control (mirco2440 board) to control the high and low levels of the ordinary GPIO port (PWM is occupied). What is the overall idea (driver, application call)...
liu2006hui Embedded System
[Transfer] Linux kernel compilation method for Altera SoC
[i=s]This post was last edited by chenzhufly on 2015-1-19 15:54[/i] SoC Linux kernel compilation method Here we introduce how to compile the SD Card image. There are not many principles to explain her...
chenzhufly FPGA/CPLD
430 Two-way capture timing issue
I use P1.2 and P1.3 to capture two input square wave signals, both triggered by rising edges. The difference between the two captured count values gives the time difference. However, the count differe...
989625 Microcontroller MCU
Installation and maintenance of programmable controllers
1 Introduction Programmable Logic Controller (PLC) is a new type of general automation control device, which integrates traditional relay control technology, computer technology and communication tech...
vini Industrial Control Electronics
Allegro software design has been updated with the latest patch, but why can't I do 3D simulation?
The software has been updated with the latest patch, but it still doesn't work. Please help me. [b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]Syber[/size]. If you ...
Syber PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 54  402  2508  2311  2199  2  9  51  47  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号