EEWORLDEEWORLDEEWORLD

Part Number

Search

1206J2001P50DQT

Description
CAP CER 1.5PF 200V C0G/NP0 1206
CategoryPassive components   
File Size132KB,2 Pages
ManufacturerKnowles
Websitehttp://www.knowles.com
Environmental Compliance
Download Datasheet Parametric View All

1206J2001P50DQT Overview

CAP CER 1.5PF 200V C0G/NP0 1206

1206J2001P50DQT Parametric

Parameter NameAttribute value
capacitance1.5pF
Tolerance±0.5pF
Voltage - Rated200V
Temperature CoefficientC0G,NP0
Operating temperature-55°C ~ 125°C
characteristicHigh Q value, low loss
grade-
applicationUniversal
failure rate-
Installation typeSurface mount, MLCC
Package/casing1206 (3216 metric)
size/dimensions0.126" long x 0.063" wide (3.20mm x 1.60mm)
Height - Installation (maximum)-
Thickness (maximum)0.063"(1.60mm)
lead spacing-
Lead form-
High Q Capacitors - Q(MS) & U ranges
Operating Temperature
Insulation resistance
Q Factor
Minimum/maximum capacitance values - Q(MS) & U ranges - High Q capacitors
Chip Size
Min Cap
50V 63V
100V
150V
200V250V
300V
500V
630V
1000V
2000V
3000V
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0402*
0603†
0505
0805†
1206
1111
1210
1812
2220
2225
3640
-
Below 1pF capacitance values
-
-
are available in 0.1pF steps ~
-
-
-
above 1pF capacitance values are
available in E24 series values.
-
-
-
-
-
-
*0402 size and other values (inc. values < than 0.3pF) and taping quantities may be available on request, consult the Sales Office.
†0603 and 0805 sizes only available in the “U” range and not Q(MS)
L1
T
W
Dimensions
Range
MS
U
MS
U
MS
MS
MS
MS
MS
MS
MS
L2
Case
Size
0402
0603
0505
0805
1206
1111
1210
1812
2220
2225
3640
2.79
Length
(L1)
Width
(W)
Max. Thickness
(T)
Termination Band
(L2)
8
1.4
12
12
2.79
12
4
8
1
1.27
32
5
51
63
15
12
12
1.78
7
8
25
2.5 ~
4.2 ~
16
16
6
4.2 ~
2.5
Should be ordered as Syfer parts.
www.knowlescapacitors.com
FPGA implementation of TDC simulation
I would like to ask how to use modelsim to simulate when implementing TDC (time-to-digital converter) with FPGA. The principle of TDC is to use the delay of the transmission line to achieve accurate m...
全部都是泡馍 FPGA/CPLD
Design of a low-rate speech codec chip (3)
[size=9pt][b][b]4 Real-time implementation of speech codec[/b][/b][/size] [align=center][size=9pt] The dedicated chip designed in this paper (see Figure 3) uses the core of the ADSP-2100 series DSP ch...
DSP and ARM Processors
Wireless power transmission principle diagram
I'd like to share with you a schematic diagram of wireless power transmission. I'm back home and I don't have any equipment to test it. I'd like to share it with you to test it and see if it works. Th...
liuwanlihao1 Analog electronics
2009-2010 Survey Report on Chinese Embedded Development Practitioners
Embedded software is one of the core technologies of embedded systems. In 2008, embedded software accounted for 14.8% of the 757 billion yuan in revenue of China's software industry, and about 2/3 of ...
bjfarsighttop Embedded System
Looking for a company that provides server maintenance services (Shanghai)
Currently, the company has 4 servers and needs to find a maintenance service provider. Does anyone have any recommendations for any companies?...
juxiezuo Embedded System
A lot of FPGA books are on sale at a low price. If you want them, please contact QQ: 827492034
A lot of FPGA books are on sale at a low price. If you want them, please contact QQ: 827492034...
zhaobear Buy&Sell

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 236  1085  1818  2118  886  5  22  37  43  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号