EEWORLDEEWORLDEEWORLD

Part Number

Search

P0640S1BLRP

Description
SIDACTOR BI 58V 50A DO214AC 2L
Categoryunclassified   
File Size903KB,4 Pages
ManufacturerLittelfuse
Websitehttp://www.littelfuse.com
Environmental Compliance
Download Datasheet Compare View All

P0640S1BLRP Online Shopping

Suppliers Part Number Price MOQ In stock  
P0640S1BLRP - - View Buy Now

P0640S1BLRP Overview

SIDACTOR BI 58V 50A DO214AC 2L

Baseband Protection (Voice-DS1)
SIDACtor
®
Protection Thyristors
SIDACtor
®
Series - SMA
Description
SIDACtor
®
SMA Thyristors Series are designed to
protect baseband equipment such as phones, faxes,
modems, line cards, CPE and DSL from damaging
overvoltage transients.
The series provides a surface mount solution that
enables equipment to comply with global regulatory
standards.
Features and Benefits
• Low voltage overshoot
Agency Approvals
Agency
Agency File Number
E133083
RoHS
Pb
e3
• Low on-state voltage
• Does not degrade
surge capability after
multiple surge events
within limit.
• RoHS Compliant and
Halogen-Free
• Fails short circuit when
• GR 1089 Intra-building
• IEC 61000-4-5 2nd
edition
• YD/T 1082
• YD/T 993
• YD/T 950
Schematic Symbol
surged in excess of
ratings
• Low capacitance
• Pb-free E3 means 2nd
level interconnect is Pb-
free and the terminal
finish material is tin(Sn)
(IPC/JEDEC J-STD-
609A.01)
Applicable Global Standards
• TIA-968-A*
• TIA-968-B*
• ITU K.20/21/45 Enhanced
Level*
• ITU K.20/21/45 Basic
Level
• GR 1089 Inter-building*
* Line impedance required to pass operationally
Electrical Characteristics
Part Number
P0080S1ALRP
P0220S1ALRP
P0300S1ALRP
P0640S1ALRP
P1800S1ALRP
P2300S1ALRP
P2600S1ALRP
P3100S1ALRP
P3500S1ALRP
P0080S1BLRP
P0220S1BLRP
P0300S1BLRP
P0640S1BLRP
P1800S1BLRP
P2300S1BLRP
P2600S1BLRP
P3100S1BLRP
P3500S1BLRP
Marking
P-8A
P22A
P03A
P06A
P18A
P23A
P26A
P31A
P35A
P-8B
P22B
P03B
P06B
P18B
P23B
P26B
P31B
P35B
V
DRM
@l
DRM
=5µA
V min
V
S
@100V/µs
V max
I
H
mA min
I
S
mA max
I
T
A max
V
T
@I
T
=2.2 Amps
V max
Capacitance
@1MHz, 2V bias
pF min
pF max
6
15
25
58
170
190
220
275
320
6
15
25
58
170
190
220
275
320
25
32
40
77
220
260
300
350
400
25
32
40
77
220
260
300
350
400
50
50
50
150
150
150
150
150
150
50
50
50
120
120
120
120
120
120
800
800
800
800
800
800
800
800
800
800
800
800
800
800
800
800
800
800
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
25
10
10
10
10
10
10
10
10
20
10
10
10
10
10
10
10
10
35
30
30
30
30
30
30
30
30
35
30
30
30
30
30
30
30
30
Notes:
- Absolute maximum ratings measured at T
A
= 25ºC (unless otherwise noted).
- Components are bi-directional (unless otherwise noted).
© 2017 Littelfuse, Inc.
Specifications are subject to change without notice.
Revised: 02/23/17

P0640S1BLRP Related Products

P0640S1BLRP P0220S1ALRP P0220S1BLRP P0300S1ALRP P0300S1BLRP P0640S1ALRP P3100S1BLRP
Description SIDACTOR BI 58V 50A DO214AC 2L SIDACTOR BI 15V 30A DO214 2L SIDACTOR BI 15V 50A DO214 2L SIDACTOR BI 25V 30A DO214 2L SIDACTOR BI 25V 50A DO214 2L SIDACTOR BI 58V 30A DO214AC 2L SIDACTOR BI 275V 50A DO214AC 2L
I would like to ask the master to guide me on a point that I don't understand, about the output PWM wave
#includevoid main(void){ WDTCTL = WDTPW + WDTHOLD; // Stop WDT P1DIR |= 0x0C; // P1.2 and P1.3 output P1SEL |= 0x0C; // P1.2 and P1.3 TA1/2 options CCR0 = 1023; // PWM Period CCTL1 = OUTMOD_7; // CCR1...
u9923001 Microcontroller MCU
ST event prizes received!
Received the ST event prize! Thank you very much to the forum! I paid the event administrator some money to buy a Huawei Cube because the network box was taken off the shelves! I feel very good! It su...
蓝雨夜 Talking
Ask questions about VIP
I have a few questions about Altera VIP and would like to ask you all for help . Thank you! Module purpose: video conversion (mainly refers to the conversion of display size) VIP used: ( chip adv7180)...
eeleader FPGA/CPLD
Altera clock problem: Difference in signal quality between PLL and direct use
Now I need to use FPGA to generate a clock. My current approach is to assign clk_out = clk directly in the code. That is to say, the clock of PIN_28 is directly led to the required I/O PIN, so that I ...
火雨木头 FPGA/CPLD
How can we improve the reliability of inverters?
Inverter reliability is extremely important. Here are some inverter development experiences and reliability improvement tips, such as the impact of key electronic component parameters and packaging on...
Fireflye Power technology
Several issues that should be paid attention to when using operational amplifier to form voltage follower
[i=s]This post was last edited by paulhyde on 2014-9-15 04:12[/i] [align=left][align=left][font=宋体][size=12pt]Several issues that should be paid attention to when using op amps to form voltage followe...
Rick37 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 327  1873  1041  926  1760  7  38  21  19  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号