PC28F512P33BF0 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> PC28F512P33BF0

PC28F512P33BF0: DescriptionIC FLASH 512M PARALLEL 64EASYBGA; Categorystorage; File Size1MB，92 Pages; ManufacturerMicron Technology; Websitehttp://www.mdtic.com.tw/; Environmental Compliance

Download Datasheet Parametric View All

PC28F512P33BF0 Overview

IC FLASH 512M PARALLEL 64EASYBGA

PC28F512P33BF0 Parametric

Parameter Name	Attribute value
memory type	non-volatile
memory format	flash memory
technology	FLASH - NOR
storage	512Mb （32M x 16）
Clock frequency	52MHz
Write cycle time - words, pages	95ns
interview time	95ns
memory interface	in parallel
Voltage - Power	2.3 V ~ 3.6 V
Operating temperature	-40°C ~ 85°C（TA）
Installation type	surface mount
Package/casing	64-TBGA
Supplier device packaging	64-EasyBGA（8x10）

Preview

Download Datasheet

View All

512Mb, 1Gb, 2Gb: P33-65nm

Features

Micron Parallel NOR Flash Embedded

Memory (P33-65nm)

JS28F512P33BFD, JS28F512P33TFA, JS28F512P33EFA

PC28F512P33BFD, PC28F512P33TFA, PC28F512P33EFA

JS28F00AP33BFA, JS28F00AP33TFA, JS28F00AP33EFA

PC28F00AP33BFA, PC28F00AP33TFA, PC28F00AP33EFA,

PC28F00BP33EFA

Features

• High performance

• Easy BGA package features

– 95ns initial access for 512Mb, 1Gb Easy BGA

– 100ns initial access for 2Gb Easy BGA

– 25ns 16-word asychronous page read mode

– 52 MHz (Easy BGA) with zero WAIT states and

17ns clock-to-data output synchronous burst

read mode

– 4-, 8-, 16-, and continuous word options for burst

mode

• TSOP package features

– 105ns initial access for 512Mb, 1Gb TSOP

• Both Easy BGA and TSOP package features

– Buffered enhanced factory programming (BEFP)

at 2 MB/s (TYP) using a 512-word buffer

– 3.0V buffered programming at 1.46 MB/s (TYP)

using a 512-word buffer

• Architecture

– MLC: highest density at lowest cost

– Symmetrically blocked architecture (512Mb, 1Gb,

2Gb)

– Asymmetrically blocked architecture (512Mb,

1Gb); four 32KB parameter blocks: top or bottom

configuration

– 128KB main blocks

– Blank check to verify an erased block

• Voltage and power

– V

(core) voltage: 2.3–3.6V

– V

CCQ

(I/O) voltage: 2.3–3.6V

– Standy current: 70µA (TYP) for 512Mb; 75µA

(TYP) for 1Gb

– 52 MHz continuous synchronous read current:

21mA (TYP), 24mA (MAX)

• Security

– One-time programmable register: 64 OTP bits,

programmed with unique information from Mi-

cron; 2112 OTP bits available for customer pro-

gramming

– Absolute write protection: V

= V

– Power-transition erase/program lockout

– Individual zero-latency block locking

– Individual block lock-down

– Password access

• Software

–

25μs

(TYP) program suspend

–

25μs

(TYP) erase suspend

– Flash Data Integrator optimized

– Basic command set and extended function Inter-

face (EFI) command set compatible

– Common flash interface

• Density and Packaging

– 56-lead TSOP package (512Mb, 1Gb)

– 64-ball Easy BGA package (512Mb, 1Gb, 2Gb)

– 16-bit wide data bus

• Quality and reliabilty

– JESD47 compliant

– Operating temperature: –40°C to +85°C

– Minimum 100,000 ERASE cycles per block

– 65nm process technology

PDF: 09005aef845667b8

p33_65nm_MLC_512Mb-1gb_2gb.pdf - Rev. C 12/13 EN

Products and specifications discussed herein are subject to change by Micron without notice.

Micron Technology, Inc. reserves the right to change products or specifications without notice.

512Mb, 1Gb, 2Gb: P33-65nm

Features

Contents

General Description ......................................................................................................................................... 7

Virtual Chip Enable Description ........................................................................................................................ 8

Memory Map ................................................................................................................................................... 9

Package Dimensions ....................................................................................................................................... 11

Pinouts and Ballouts ....................................................................................................................................... 13

Signal Descriptions ......................................................................................................................................... 15

Bus Operations ............................................................................................................................................... 17

Read .......................................................................................................................................................... 17

Write .......................................................................................................................................................... 17

Output Disable ........................................................................................................................................... 17

Standby ..................................................................................................................................................... 17

Reset .......................................................................................................................................................... 18

Device Command Codes ................................................................................................................................. 19

Device Command Bus Cycles .......................................................................................................................... 22

Read Operations ............................................................................................................................................. 24

Asynchronous Single Word Read ..................................................................................................................... 24

Asynchronous Page Mode Read (Easy BGA Only) ............................................................................................. 24

Synchronous Burst Mode Read (Easy BGA Only) .............................................................................................. 25

Read CFI ........................................................................................................................................................ 25

Read Device ID ............................................................................................................................................... 25

Device ID Codes ............................................................................................................................................. 26

Program Operations ....................................................................................................................................... 27

Word Programming (40h) ........................................................................................................................... 27

Buffered Programming (E8h, D0h) .............................................................................................................. 27

Buffered Enhanced Factory Programming (80h, D0h) ................................................................................... 28

Program Suspend ....................................................................................................................................... 30

Program Resume ........................................................................................................................................ 31

Program Protection .................................................................................................................................... 31

Erase Operations ............................................................................................................................................ 32

BLOCK ERASE Command ........................................................................................................................... 32

BLANK CHECK Command .......................................................................................................................... 32

ERASE SUSPEND Command ....................................................................................................................... 33

ERASE RESUME Command ........................................................................................................................ 33

Erase Protection ......................................................................................................................................... 33

Security Operations ........................................................................................................................................ 34

Block Locking ............................................................................................................................................. 34

BLOCK LOCK Command ............................................................................................................................ 34

BLOCK UNLOCK Command ....................................................................................................................... 34

BLOCK LOCK DOWN Command ................................................................................................................. 34

Block Lock Status ....................................................................................................................................... 34

Block Locking During Suspend ................................................................................................................... 35

Selectable OTP Blocks ................................................................................................................................. 36

Password Access ......................................................................................................................................... 36

Status Register ................................................................................................................................................ 37

Read Status Register ................................................................................................................................... 37

Clear Status Register ................................................................................................................................... 38

Configuration Register .................................................................................................................................... 39

Read Configuration Register ....................................................................................................................... 39

Read Mode ................................................................................................................................................. 39

Latency Count ............................................................................................................................................ 40

PDF: 09005aef845667b8

p33_65nm_MLC_512Mb-1gb_2gb.pdf - Rev. C 12/13 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

512Mb, 1Gb, 2Gb: P33-65nm

Features

End of Wordline Considerations ..................................................................................................................

WAIT Signal Polarity and Functionality ........................................................................................................

WAIT Delay ................................................................................................................................................

Burst Sequence ..........................................................................................................................................

Clock Edge .................................................................................................................................................

Burst Wrap .................................................................................................................................................

Burst Length ..............................................................................................................................................

One-Time Programmable Registers .................................................................................................................

Read OTP Registers .....................................................................................................................................

Program OTP Registers ...............................................................................................................................

Lock OTP Registers .....................................................................................................................................

Common Flash Interface ................................................................................................................................

READ CFI Structure Output ........................................................................................................................

Flowcharts .....................................................................................................................................................

Power and Reset Specifications .......................................................................................................................

Power Supply Decoupling ...........................................................................................................................

Maximum Ratings and Operating Conditions ..................................................................................................

DC Electrical Specifications ............................................................................................................................

AC Test Conditions and Capacitance ...............................................................................................................

AC Read Specifications ...................................................................................................................................

AC Write Specifications ...................................................................................................................................

Program and Erase Characteristics ..................................................................................................................

Revision History .............................................................................................................................................

Rev. C – 12/13 .............................................................................................................................................

Rev. B – 11/13 .............................................................................................................................................

Rev. A – 8/13 ...............................................................................................................................................

PDF: 09005aef845667b8

p33_65nm_MLC_512Mb-1gb_2gb.pdf - Rev. C 12/13 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

512Mb, 1Gb, 2Gb: P33-65nm

Features

List of Figures

Figure 1: Easy BGA Block Diagram ................................................................................................................... 8

Figure 2: Memory Map – 512Mb and 1Gb ......................................................................................................... 9

Figure 3: Memory Map – 2Gb ......................................................................................................................... 10

Figure 4: 56-Pin TSOP – 14mm x 20mm .......................................................................................................... 11

Figure 5: 64-Ball Easy BGA – 8mm x 10mm x 1.2mm ....................................................................................... 12

Figure 6: 56-Lead TSOP Pinout – 512Mb and 1Gb ........................................................................................... 13

Figure 7: 64-Ball Easy BGA (Top View – Balls Down) – 512Mb, 1Gb, and 2Gb .................................................... 14

Figure 8: Example V

Supply Connections .................................................................................................... 31

Figure 9: Block Locking State Diagram ........................................................................................................... 35

Figure 10: First Access Latency Count ............................................................................................................ 40

Figure 11: Example Latency Count Setting Using Code 3 ................................................................................. 41

Figure 12: End of Wordline Timing Diagram ................................................................................................... 41

Figure 13: OTP Register Map .......................................................................................................................... 46

Figure 14: Word Program Procedure ............................................................................................................... 62

Figure 15: Buffer Program Procedure .............................................................................................................. 63

Figure 16: Buffered Enhanced Factory Programming (BEFP) Procedure ........................................................... 64

Figure 17: Block Erase Procedure ................................................................................................................... 65

Figure 18: Program Suspend/Resume Procedure ............................................................................................ 66

Figure 19: Erase Suspend/Resume Procedure ................................................................................................. 67

Figure 20: Block Lock Operations Procedure ................................................................................................... 68

Figure 21: OTP Register Programming Procedure ............................................................................................ 69

Figure 22: Status Register Procedure .............................................................................................................. 70

Figure 23: Reset Operation Waveforms ........................................................................................................... 72

Figure 24: AC Input/Output Reference Timing ................................................................................................ 76

Figure 25: Transient Equivalent Load Circuit .................................................................................................. 76

Figure 26: Clock Input AC Waveform .............................................................................................................. 76

Figure 27: Asynchronous Single-Word Read (ADV# LOW) ................................................................................ 80

Figure 28: Asynchronous Single-Word Read (ADV# Latch) ............................................................................... 80

Figure 29: Asynchronous Page Mode Read ...................................................................................................... 81

Figure 30: Synchronous Single-Word Array or Nonarray Read .......................................................................... 82

Figure 31: Continuous Burst Read with Output Delay ..................................................................................... 83

Figure 32: Synchronous Burst Mode 4-Word Read ........................................................................................... 84

Figure 33: Write to Write Timing .................................................................................................................... 87

Figure 34: Asynchronous Read to Write Timing ............................................................................................... 87

Figure 35: Write to Asynchronous Read Timing ............................................................................................... 88

Figure 36: Synchronous Read to Write Timing ................................................................................................ 89

Figure 37: Write to Synchronous Read Timing ................................................................................................ 90

PDF: 09005aef845667b8

p33_65nm_MLC_512Mb-1gb_2gb.pdf - Rev. C 12/13 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

Recommended Resources

Photoelectric pulse generating circuit

Music control lantern circuit

Three-phase three-wire active energy meter connected to DX1 reactive energy meter

Battery voltage monitoring circuit diagram using LM324

Eight analog sounds of KD9562

845ddr computer motherboard circuit diagram_25

Android compilation environment (2) - Manually compile C module ZT: [font=宋体]In the previous article (i.e. [/font][url=http://www.top-e.org/jiaoshi/html/?157.html][b][color=#0000ff]Android[font=宋体]Compilation Environment[/font](1) - [font=宋体]Compilation[/font]Native C...; qfc Embedded System

EDA experiment and practice dds_test: module dds_test(clock,key,fword,seg,dig); input clock; //system clock (48MHz) input[7:0] key; //key input (KEY1~KEY5) output[31:0]fword; //data to be sent output[7:0]seg; //digital tube segment code o...; 白丁 FPGA/CPLD

Is there any expert who has used software to simulate SPI on 8962?: 8962 has only one SPI interface. Has anyone used software to simulate SPI on 8962? Please share~~...; xielijuan Microcontroller MCU

Trust is the most beautiful forgiveness: In a large American company, a senior executive lost a huge sum of 10 million US dollars due to work mistakes. The heavy pressure made him nervous and depressed all day long.　　A few days later, the pe...; huxinzhi Talking about work

What is the reason why IIC fails when the MSP430FR2311 power supply voltage rises to 3.5V? How to solve it?: Recently, I tested MSP430FR3211 and found that the MCU system runs normally when powered by a power supply below 3.3V. When the voltage rises to 3.5V, the MCU is running, but the outputs of both IIC l...; Aguilera Microcontroller MCU

There is a surprise in the download of ON Semiconductor Industrial Internet of Things solution!: [size=5][color=#ff0000]Event Details >> [url=https://www.eeworld.com.cn/huodong/201505_ONSemi/index.php]On Semiconductor Industrial IoT Solutions Download Surprises! [/url][/color][/size] [size=3][b]E...; EEWORLD社区 Integrated technical exchanges

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components