EEWORLDEEWORLDEEWORLD

Part Number

Search

GRM1886S1HR50CD01D

Description
CAP CER 0.5PF 50V S2H 0603
CategoryPassive components   
File Size5MB,221 Pages
ManufacturerMurata
Websitehttps://www.murata.com
Environmental Compliance
Download Datasheet Parametric View All

GRM1886S1HR50CD01D Overview

CAP CER 0.5PF 50V S2H 0603

GRM1886S1HR50CD01D Parametric

Parameter NameAttribute value
capacitance.5pF
Tolerance±0.25pF
Voltage - Rated50V
Temperature CoefficientS2H
Operating temperature-55°C ~ 125°C
characteristic-
grade-
applicationUniversal
Installation typeSurface mount, MLCC
Package/casing0603 (1608 Metric)
size/dimensions0.063" long x 0.032" wide (1.60mm x 0.80mm)
Height - Installation (maximum)-
Thickness (maximum)0.035"(0.90mm)
lead spacing-
Lead form-
!Note
• This PDF catalog is downloaded from the website of Murata Manufacturing co., ltd. Therefore, it’s specifications are subject to change or our products in it may be discontinued without advance notice. Please check with our
sales representatives or product engineers before ordering.
• This PDF catalog has only typical specifications because there is no space for detailed specifications. Therefore, please approve our product specifications or transact the approval sheet for product specifications before ordering.
C02E.pdf
10.12.20
Chip Monolithic
Ceramic Capacitors
Cat.No.C02E-16
A novice needs help. How can I achieve the output of positive and negative 375V DC from the front-end transformer through a rectifier bridge or other circuits?
[color=#333333][font=Arial, 微软雅黑][size=14px]RT, now I am making a power transmission module. The module output needs to be in the form of positive and negative 375V. It can output +375V and -375V sepa...
jnsun007 Power technology
12-Lead ECG Reference Design
>>12-lead ECG reference design [media=x,500,375]http://v.youku.com/v_show/id_XNzkyODQ0NDg4.html[/media]...
雨中 ADI Reference Circuit
430 and PC serial port communication
How to connect MSP430F149 to PC via USB to serial port...
123xt Microcontroller MCU
FPGA DSP communication, using EMIF interface
Has anyone done FPGA-DSP communication? I use the EMIF interface. I use the internal fifo on the FPGA. How do I connect the fifo interface to the DSP pins? My current result is that the receiving is n...
wangyaoli FPGA/CPLD
Several classic FPGA verification books
SystemVerilog is a hardware description and verification language (HDVL). It is based on the IEEE1364-2001 Verilog hardware description language (HDL) and has been extended to include C language data ...
arui1999 Download Centre
One of the CPLD pins does not work
After the program is successfully burned, the trigger pin of the CPLD is always in a high-impedance state. The entire circuit is triggered as soon as it is powered on. I want to know whether it is a p...
xiaxuedehai FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1768  1912  447  2692  850  36  39  9  55  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号