EEWORLDEEWORLDEEWORLD

Part Number

Search

23L12810-15

Description
128M-BIT (8M x 16) MASK ROM (SOP ONLY)
File Size177KB,6 Pages
ManufacturerMacronix
Websitehttp://www.macronix.com/en-us/Pages/default.aspx
Download Datasheet Compare View All

23L12810-15 Overview

128M-BIT (8M x 16) MASK ROM (SOP ONLY)

MX23L12810
128M-BIT (8M x 16) MASK ROM
(SOP ONLY)
FEATURES
• Bit organization
- 8M x 16 (word mode)
• Fast access time
- Random access: 100ns (max.)
• Current
- Operating:50mA
- Standby:15uA
• Supply voltage
- 3.0~3.6V
• Package
- 44 pin SOP (500mil)
• Temperature
- 0 ~ 70° C
PIN CONFIGURATION
44 SOP(For Word Mode Only)
A21
A18
A17
A7
A6
A5
A4
A3
A2
A1
A0
CE
VSS
OE
D0
D8
D1
D9
D2
D10
D3
D11
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
A20
A19
A8
A9
A10
A11
A12
A13
A14
A15
A16
A22
VSS
D15
D7
D14
D6
D13
D5
D12
D4
VCC
PIN DESCRIPTION
Symbol
A0~A22
D0~D15
CE
OE
VCC
VSS
NC
Pin Function
Address Inputs
Data Outputs
Chip Enable Input
Output Enable Input
Power Supply Pin
Ground Pin
No Connection
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
MX23L12810
ORDER INFORMATION
Part No.
MX23L12810MC-10
MX23L12810MC-12
MX23L12810MC-15
Access Time
100ns
120ns
150ns
Package
44 pin SOP
44 pin SOP
44 pin SOP
P/N:PM0750
REV. 1.9, FEB. 17, 2005
1

23L12810-15 Related Products

23L12810-15 MX23L12810MC-10 MX23L12810MC-12 MX23L12810MC-15 23L12810-12 23L12810-10
Description 128M-BIT (8M x 16) MASK ROM (SOP ONLY) 128M-BIT (8M x 16) MASK ROM (SOP ONLY) 128M-BIT (8M x 16) MASK ROM (SOP ONLY) 128M-BIT (8M x 16) MASK ROM (SOP ONLY) 128M-BIT (8M x 16) MASK ROM (SOP ONLY) 128M-BIT (8M x 16) MASK ROM (SOP ONLY)
CCD Project
There is a CCD driven project. If you are interested, please contact qq303109521...
pilgrimsoul FPGA/CPLD
New DDS+PLL Clock Generator Based on FPGA
Document description: Based on the characteristics of direct digital frequency synthesis (DDS) and integrated phase-locked loop (PLL) technology, a new DDS-excited PLL system frequency synthesis clock...
五月一 FPGA/CPLD
Looking for the delay program in open at.
I want the delay program in open at. And how is it implemented......
68872401 Embedded System
Can supercapacitors accelerate cars?
The advent of supercapacitors has made people curious about its "super" features, what exactly makes it super, and in what fields can its "super" be demonstrated. Supercapacitors play a significant ro...
BIGCAP Energy Infrastructure?
There are two questions about the frequency division circuit, as shown in the figure
There are two questions about the frequency division circuit, as shown in the figure...
QWE4562009 Analog electronics
【Altera SoC Experience Tour】+ Running a complete convolutional neural network on DE1
[i=s]This post was last edited by zhaoyongke on 2015-5-30 17:53[/i] It's been a while since I last posted. I've been debugging another Stratix V board. Enough of small talk, here's the latest progress...
zhaoyongke FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 824  2709  2693  2194  2472  17  55  45  50  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号