EEWORLDEEWORLDEEWORLD

Part Number

Search

PTN3460IBS/F2MP

Description
IC DISPLAYPORT TO LVDS 56HVQFN
CategoryOther integrated circuit (IC)    Consumption circuit   
File Size1MB,42 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Environmental Compliance
Download Datasheet Parametric Compare View All

PTN3460IBS/F2MP Overview

IC DISPLAYPORT TO LVDS 56HVQFN

PTN3460IBS/F2MP Parametric

Parameter NameAttribute value
Brand NameNXP Semiconductor
Is it Rohs certified?conform to
MakerNXP
Parts packaging codeQFN
package instructionHVQCCN,
Contacts56
Manufacturer packaging codeSOT949-2
Reach Compliance Codecompliant
Other featuresALSO REQUIRES 3.0 TO 3.6
Commercial integrated circuit typesCONSUMER CIRCUIT
JESD-30 codeS-PQCC-N56
length7 mm
Humidity sensitivity level3
Number of functions1
Number of terminals56
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeHVQCCN
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Maximum seat height1 mm
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
surface mountYES
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch0.4 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width7 mm
PTN3460I
eDP to LVDS bridge for industrial and embedded applications
Rev. 2.1 — 16 August 2016
Product data sheet
1. General description
PTN3460I is an (embedded) DisplayPort to LVDS bridge device that enables connectivity
between an (embedded) DisplayPort (eDP) source and LVDS display panel. It processes
the incoming DisplayPort (DP) stream, performs DP to LVDS protocol conversion and
transmits processed stream in LVDS format.
PTN3460I has two high-speed ports: Receive port facing DP Source (for example,
CPU/GPU/chip set), Transmit port facing the LVDS receiver (for example, LVDS display
panel controller). The PTN3460I can receive DP stream at link rate 1.62 Gbit/s or
2.7 Gbit/s and it can support 1-lane or 2-lane DP operation. It interacts with DP source via
DP Auxiliary (AUX) channel transactions for DP link training and setup.
It supports single bus or dual bus LVDS signaling with color depths of 18 bits per pixel or
24 bits per pixel and pixel clock frequency up to 112 MHz. The LVDS data packing can be
done either in VESA or JEIDA format. Also, the DP AUX interface transports
I
2
C-over-AUX commands and support EDID-DDC communication with LVDS panel. To
support panels without EDID ROM, the PTN3460I can emulate EDID ROM behavior
avoiding specific changes in system video BIOS.
PTN3460I is suitable for industrial design due to its wide temperature range of
40 C
to
+85
C.
PTN3460I provides high flexibility to optimally fit under different platform environments. It
supports three configuration options: multi-level configuration pins, DP AUX interface, and
I
2
C-bus interface.
PTN3460I can be powered by either 3.3 V supply only or dual supplies (3.3 V/1.8 V) and
is available in the HVQFN56 7 mm
7 mm package with 0.4 mm pitch.
2. Features and benefits
2.1 Device features
Embedded microcontroller and on-chip Non-Volatile Memory (NVM) allow for flexibility
in firmware updates
LVDS panel power-up (/down) sequencing control
Firmware controlled panel power-up (/down) sequence timing parameters
No external timing reference needed
EDID ROM emulation to support panels with no EDID ROM. Emulation ON/OFF is set
via configuration pin CFG4 (see
Table 14
for more details)
Supports EDID structure v1.3
On-chip EDID emulation up to seven different EDID data structures

PTN3460IBS/F2MP Related Products

PTN3460IBS/F2MP PTN3460IBS/F2Z
Description IC DISPLAYPORT TO LVDS 56HVQFN IC DISPLAYPORT TO LVDS 56HVQFN
How to tell if a computer is 32-bit or 64-bit?
[size=24px]How to determine whether a personal computer is a 32-bit or 64-bit machine? [/size]...
karise Embedded System
Three major obstacles in high-speed design: resistor basics
[b]Author: Wang Rui, a member of Mr. High Speed Team of Yibo Technology[/b] Laozi said in Tao Te Ching: Tao begets one, one begets two, two begets three, and three begets all things. Three has a deep ...
yvonneGan PCB Design
Urgent! The voltage of the power supply made of three-terminal voltage regulator is pulled down as soon as the load is connected
As shown in the picture, on the left is the +15v and -15v voltage sources, and on the right is the resistor bridge connected to it. Behind the resistor bridge is the measurement amplifier circuit for ...
jassica8888 Analogue and Mixed Signal
I want to make a USB program burner for STC microcontroller
I'm a newbie, I've always wanted to make a USB burner for the STC51 microcontroller... But I can't find a suitable circuit diagram. Can someone share it with me?...
华妃 51mcu
TMS320F28335 project development record 7_28335 clock
下面是InitSysCtrl函数中调用的InitPll函数进行时钟设置://--------------------------------------------------------------------------- // This function initializes the PLLCR register.void InitPll(Uint16 val, Uint16 divsel...
Jacktang DSP and ARM Processors
Chip selection assistance
[u][size=3][color=#2200cc]In the past, these two functions were built with discrete components. One is to convert the analog signal of 0-5V into a linear signal of 0-3.3V, and the other is to convert ...
sjl2001 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 861  2697  2880  2287  1953  18  55  58  47  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号