LPC408x/7x
32-bit ARM Cortex-M4 MCU; up to 512 kB flash, 96 kB SRAM;
USB Device/Host/OTG; Ethernet; LCD; EMC; SPIFI
Rev. 3 — 11 January 2017
Product data sheet
1. General description
The LPC408x/7x is an ARM Cortex-M4 based digital signal controller for embedded
applications requiring a high level of integration and low power dissipation.
The ARM Cortex-M4 is a next generation core that offers system enhancements such as
low power consumption, enhanced debug features, and a high level of support block
integration. The ARM Cortex-M4 CPU incorporates a 3-stage pipeline, uses a Harvard
architecture with separate local instruction and data buses as well as a third bus for
peripherals, and includes an internal prefetch unit that supports speculative branching.
The ARM Cortex-M4 supports single-cycle digital signal processing and SIMD
instructions. A hardware floating-point processor is integrated in the core for several
versions of the part.
The LPC408x/7x adds a specialized flash memory accelerator to accomplish optimal
performance when executing code from flash. The LPC408x/7x is targeted to operate at
up to 120 MHz CPU frequency.
The peripheral complement of the LPC408x/7x includes up to 512 kB of flash program
memory, up to 96 kB of SRAM data memory, up to 4032 byte of EEPROM data memory,
External Memory controller (EMC), LCD, Ethernet, USB Device/Host/OTG, an SPI Flash
Interface (SPIFI), a General Purpose DMA controller, five UARTs, three SSP controllers,
three I
2
C-bus interfaces, a Quadrature Encoder Interface, four general purpose timers,
two general purpose PWMs with six outputs each and one motor control PWM, an
ultra-low power RTC with separate battery supply and event recorder, a windowed
watchdog timer, a CRC calculation engine and up to 165 general purpose I/O pins.
The analog peripherals include one eight-channel 12-bit ADC, two analog comparators,
and a DAC.
The pinout of LPC408x/7x is intended to allow pin function compatibility with the
LPC24xx/23xx as well as the LPC178x/7x families.
For additional documentation, see
Section 17 “References”.
2. Features and benefits
Functional replacement for LPC23xx/24xx and LPC178x/7x family devices.
ARM Cortex-M4 core:
ARM Cortex-M4 processor, running at frequencies of up to 120 MHz.
ARM Cortex-M4 built-in Memory Protection Unit (MPU) supporting eight regions.
ARM Cortex-M4 built-in Nested Vectored Interrupt Controller (NVIC).
NXP Semiconductors
LPC408x/7x
32-bit ARM Cortex-M4 microcontroller
Hardware floating-point unit (not all versions).
Non-maskable Interrupt (NMI) input.
JTAG and Serial Wire Debug (SWD), serial trace, eight breakpoints, and four watch
points.
System tick timer.
System:
Multilayer AHB matrix interconnect provides a separate bus for each AHB master.
AHB masters include the CPU, and General Purpose DMA controller. This
interconnect provides communication with no arbitration delays unless two masters
attempt to access the same slave at the same time.
Split APB bus allows for higher throughput with fewer stalls between the CPU and
DMA. A single level of write buffering allows the CPU to continue without waiting for
completion of APB writes if the APB was not already busy.
Embedded Trace Macrocell (ETM) module supports real-time trace.
Boundary scan for simplified board testing.
Memory:
512 kB on-chip flash program memory with In-System Programming (ISP) and
In-Application Programming (IAP) capabilities. The combination of an enhanced
flash memory accelerator and location of the flash memory on the CPU local
code/data bus provides high code performance from flash.
Up to 96 kB on-chip SRAM includes:
64 kB of main SRAM on the CPU with local code/data bus for high-performance
CPU access.
Two 16 kB peripheral SRAM blocks with separate access paths for higher
throughput. These SRAM blocks may be used for DMA memory as well as for
general purpose instruction and data storage.
Up to 4032 byte on-chip EEPROM.
LCD controller, supporting both Super-Twisted Nematic (STN) and Thin-Film
Transistors (TFT) displays.
Dedicated DMA controller.
Selectable display resolution (up to 1024
768 pixels).
Supports up to 24-bit true-color mode.
External Memory Controller (EMC) provides support for asynchronous static memory
devices such as RAM, ROM and flash, as well as dynamic memories such as single
data rate SDRAM.
Eight channel General Purpose DMA controller (GPDMA) on the AHB multilayer
matrix that can be used with the SSP, I2S, UART, CRC engine, Analog-to-Digital and
Digital-to-Analog converter peripherals, timer match signals, GPIO, and for
memory-to-memory transfers.
Serial interfaces:
Quad SPI Flash Interface (SPIFI) with four lanes and up to 40 MB per second.
Ethernet MAC with MII/RMII interface and associated DMA controller. These
functions reside on an independent AHB.
USB 2.0 full-speed dual port device/host/OTG controller with on-chip PHY and
associated DMA controller.
LPC408X_7X
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 11 January 2017
2 of 140
NXP Semiconductors
LPC408x/7x
32-bit ARM Cortex-M4 microcontroller
Five UARTs with fractional baud rate generation, internal FIFO, DMA support, and
RS-485/EIA-485 support. One UART (UART1) has full modem control I/O, and one
UART (USART4) supports IrDA, synchronous mode, and a smart card mode
conforming to ISO7816-3.
Three SSP controllers with FIFO and multi-protocol capabilities. The SSP
interfaces can be used with the GPDMA controller.
Three enhanced I
2
C-bus interfaces, one with a true open-drain output supporting
the full I
2
C-bus specification and Fast-mode Plus with data rates of 1 Mbit/s, two
with standard port pins. Enhancements include multiple address recognition and
monitor mode.
I
2
S (Inter-IC Sound) interface for digital audio input or output. It can be used with
the GPDMA.
CAN controller with two channels.
Digital peripherals:
SD/MMC memory card interface.
Up to 165 General Purpose I/O (GPIO) pins depending on the packaging, with
configurable pull-up/down resistors, open-drain mode, and repeater mode. All
GPIOs are located on an AHB bus for fast access and support Cortex-M4
bit-banding. GPIOs can be accessed by the General Purpose DMA Controller. Any
pin of ports 0 and 2 can be used to generate an interrupt.
Two external interrupt inputs configurable as edge/level sensitive. All pins on port 0
and port 2 can be used as edge sensitive interrupt sources.
Four general purpose timers/counters, with a total of eight capture inputs and ten
compare outputs. Each timer block has an external count input. Specific timer
events can be selected to generate DMA requests.
Quadrature encoder interface that can monitor one external quadrature encoder.
Two standard PWM/timer blocks with external count input option.
One motor control PWM with support for three-phase motor control.
Real-Time Clock (RTC) with a separate power domain. The RTC is clocked by a
dedicated RTC oscillator. The RTC block includes 20 bytes of battery-powered
backup registers, allowing system status to be stored when the rest of the chip is
powered off. Battery power can be supplied from a standard 3 V lithium button cell.
The RTC will continue working when the battery voltage drops to as low as 2.1 V.
An RTC interrupt can wake up the CPU from any reduced power mode.
Event Recorder that can capture the clock value when an event occurs on any of
three inputs. The event identification and the time it occurred are stored in
registers. The Event Recorder is located in the RTC power domain and can
therefore operate as long as there is RTC power.
Windowed Watchdog Timer (WWDT). Windowed operation, dedicated internal
oscillator, watchdog warning interrupt, and safety features.
CRC Engine block can calculate a CRC on supplied data using one of three
standard polynomials. The CRC engine can be used in conjunction with the DMA
controller to generate a CRC without CPU involvement in the data transfer.
Analog peripherals:
12-bit Analog-to-Digital Converter (ADC) with input multiplexing among eight pins,
conversion rates up to 400 kHz, and multiple result registers. The 12-bit ADC can
be used with the GPDMA controller.
LPC408X_7X
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 11 January 2017
3 of 140
NXP Semiconductors
LPC408x/7x
32-bit ARM Cortex-M4 microcontroller
10-bit Digital-to-Analog Converter (DAC) with dedicated conversion timer and DMA
support.
Two analog comparators.
Power control:
Four reduced power modes: Sleep, Deep-sleep, Power-down, and Deep
power-down.
The Wake-up Interrupt Controller (WIC) allows the CPU to automatically wake up
from any priority interrupt that can occur while the clocks are stopped in
Deep-sleep, Power-down, and Deep power-down modes.
Processor wake-up from Power-down mode via any interrupt able to operate
during Power-down mode (includes external interrupts, RTC interrupt, PORT0/2
pin interrupt, and NMI).
Brownout detect with separate threshold for interrupt and forced reset.
On-chip Power-On Reset (POR).
Clock generation:
Clock output function that can reflect the main oscillator clock, IRC clock, RTC
clock, CPU clock, USB clock, or the watchdog timer clock.
On-chip crystal oscillator with an operating range of 1 MHz to 25 MHz.
12 MHz Internal RC oscillator (IRC) trimmed to 1 % accuracy that can optionally be
used as a system clock.
An on-chip PLL allows CPU operation up to the maximum CPU rate without the
need for a high-frequency crystal. May be run from the main oscillator or the
internal RC oscillator.
A second, dedicated PLL may be used for USB interface in order to allow added
flexibility for the Main PLL settings.
Versatile pin function selection feature allows many possibilities for using on-chip
peripheral functions.
Unique device serial number for identification purposes.
Single 3.3 V power supply (2.4 V to 3.6 V). Temperature range of
40 C
to 85
C.
Available as LQFP208, TFBGA208, TFBGA180, LQFP144, TFBGA80, and LQFP80
package.
3. Applications
Communications:
Point-of-sale terminals, web servers, multi-protocol bridges
Industrial/Medical:
Automation controllers, application control, robotics control, HVAC, PLC, inverters,
circuit breakers, medical scanning, security monitoring, motor drive, video intercom
Consumer/Appliance:
Audio, MP3 decoders, alarm systems, displays, printers, scanners, small
appliances, fitness equipment
Automotive:
After-market, car alarms, GPS/fleet monitors
LPC408X_7X
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 11 January 2017
4 of 140
NXP Semiconductors
LPC408x/7x
32-bit ARM Cortex-M4 microcontroller
4. Ordering information
Table 1.
Ordering information
Package
Name
LPC4088
LPC4088FBD208
LPC4088FET208
LPC4088FET180
LPC4088FBD144
LPC4078
LPC4078FBD208
LPC4078FET208
LPC4078FET180
LPC4078FBD144
LPC4078FBD80
LPC4078FBD100
LPC4076
LPC4076FET180
LPC4076FBD144
LPC4074
LPC4074FBD144
LPC4074FBD80
LPC4072
LPC4072FET80
LPC4072FBD80
Table 2.
TFBGA80
LQFP80
plastic thin fine-pitch ball grid array package; 80 balls
plastic low-profile quad package; 80 leads; body 12
12
1.4 mm
SOT1328-1
SOT315-1
LQFP144
LQFP80
plastic low profile quad flat package; 144 leads; body 20
20
1.4 mm
plastic low-profile quad package; 80 leads; body 12
12
1.4 mm
SOT486-1
SOT315-1
TFBGA180
LQFP144
thin fine-pitch ball grid array package; 180 balls
plastic low profile quad flat package; 144 leads; body 20
20
1.4 mm
SOT570-3
SOT486-1
LQFP208
TFBGA208
TFBGA180
LQFP144
LQFP80
LQFP100
plastic low profile quad flat package; 208 leads; body 28
28
1.4 mm
plastic thin fine-pitch ball grid array package; 208 balls; body
15
15
0.7 mm
thin fine-pitch ball grid array package; 180 balls
plastic low profile quad flat package; 144 leads; body 20
20
1.4 mm
plastic low-profile quad package; 80 leads; body 12
12
1.4 mm
plastic low profile quad flat package; 100 leads; body 14
14
1.4 mm
SOT459-1
SOT950-1
SOT570-3
SOT486-1
SOT315-1
SOT407-1
LQFP208
TFBGA208
TFBGA180
LQFP144
plastic low profile quad flat package; 208 leads; body 28
28
1.4 mm
plastic thin fine-pitch ball grid array package; 208 balls; body
15
15
0.7 mm
thin fine-pitch ball grid array package; 180 balls
plastic low profile quad flat package; 144 leads; body 20
20
1.4 mm
SOT459-1
SOT950-1
SOT570-3
SOT486-1
Description
Version
Type number
Ordering options
EEPROM (B)
Comparator
SRAM (kB)
Flash (kB)
EMC bus
width (bit)
Type number
Ethernet
LPC4088
LPC4088FBD208 512
LPC4088FET208 512
LPC4088FET180 512
LPC4088FBD144 512
LPC4078
LPC4078FBD208 512
LPC4078FET208 512
LPC4078FET180 512
96
96
96
4032
4032
4032
32
32
16
no
no
no
yes
yes
yes
H/O/D 2
H/O/D 2
H/O/D 2
5
5
5
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
LQFP208
TFBGA208
TFBGA180
96
96
96
96
4032
4032
4032
4032
32
32
16
8
yes
yes
yes
yes
yes
yes
yes
yes
H/O/D 2
H/O/D 2
H/O/D 2
H/O/D 2
5
5
5
5
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
LQFP208
TFBGA208
TFBGA180
LQFP144
LPC408X_7X
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 11 January 2017
Package
5 of 140
SD/MMC
UART
CAN
USB
LCD
FPU
QEI
京公网安备 11010802033920号
EEWORLD
