EEWORLDEEWORLDEEWORLD

Part Number

Search

DDU-12-40M

Description
Active Delay Line, 1-Func, 10-Tap, True Output, ECL, CDIP17, CERAMIC, DIP-32/17
Categorylogic   
File Size168KB,1 Pages
ManufacturerData Delay Devices
Download Datasheet Parametric View All

DDU-12-40M Overview

Active Delay Line, 1-Func, 10-Tap, True Output, ECL, CDIP17, CERAMIC, DIP-32/17

DDU-12-40M Parametric

Parameter NameAttribute value
MakerData Delay Devices
Parts packaging codeDIP
package instructionDIP,
Contacts32/17
Reach Compliance Codecompliant
Is SamacsysN
Other featuresMEETS MIL-D-23859; MAX INPUT RISE TIME 6NS
series10K
JESD-30 codeR-CDIP-T17
length41.91 mm
Logic integrated circuit typeACTIVE DELAY LINE
Number of functions1
Number of taps/steps10
Number of terminals17
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output characteristicsOPEN-EMITTER
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
programmable delay lineNO
Certification statusNot Qualified
Maximum seat height8.636 mm
surface mountNO
technologyECL
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Total delay nominal (td)40 ns
width7.62 mm
Base Number Matches1
When wake-up, D0 of power management is not received
I am debugging the Audio Driver under Windows Mobile and found that: In some cases, after the system wakes up, it can receive PowerUp but not D0. I wonder if anyone has encountered this situation befo...
somanyww Embedded System
Please share the installation package of modelsim10.4 or other versions
Please share the installation package of modelsim10.4 or other versions Or are there any FPGA learning websites or materials?...
1nnocent Download Centre
Differences between Nios II IDE and Nios II SBT for Eclipse
1. Nios II IDE is Nios II Integrated Development Environment. The Altera website introduces it as follows: [/size][/font][/color][/p][p=16, null, left][color=rgb(0, 0, 0)][font=Arial, Helvetica, sans-...
wstt FPGA/CPLD
Problems when using GDI+ in WINCE5 under VC++
WINCE5 uses VC++, based on MFC. When using GDI+, it can be compiled, but it cannot draw. I downloaded the header file and LIB library of VC using GDI+ from this website http://www.ernzo.com/LibGdiplus...
stanl Embedded System
Fluke celebrates its 70th anniversary! Scan the QR code to participate in the promotion
[align=left][color=#000000][font=Calibri]In 2018, Fluke has been established for 70 years. Along with the reform and opening up, Fluke products have entered the Chinese market for nearly 40 years. In ...
dara1226 Download Centre

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 507  1258  2060  43  2264  11  26  42  1  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号