EEWORLDEEWORLDEEWORLD

Part Number

Search

590GC83M6650DG

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size416KB,16 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

590GC83M6650DG Online Shopping

Suppliers Part Number Price MOQ In stock  
590GC83M6650DG - - View Buy Now

590GC83M6650DG Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

590GC83M6650DG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency83.665MHz
Functionenable/disable
outputCMOS
Voltage - Power2.5V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)90mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 9 0 / 5 91
1 ps M
AX
J
I T T E R
C
RYSTAL
O
SC ILLA TOR
(XO)
(10 M H
Z TO
810 MH
Z
)
Features
Available with any-frequency output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with superior
jitter performance: 1 ps max jitter
Better frequency stability than SAW-
based oscillators
Internal fundamental mode crystal
ensures high reliability
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry Standard 5x7 and
3.2x5 mm packages
Pb-free/RoHS-compliant
–40 to +85 ºC operating
temperature range
Si5602
Applications
Ordering Information:
See page 8.
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
Test and measurement
Storage
FPGA/ASIC clock generation
Description
The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si590/591 supports any
frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique
crystal is required for each output frequency, the Si590/591 uses one fixed
crystal to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The
Si590/591 IC based XO is factory configurable for a wide variety of user
specifications including frequency, supply voltage, output format, and
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 7.
(Top View)
NC
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
Si590 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
NC
2
5
NC
V
DD
CLK– CLK+
GND
3
4
CLK
17 k
*
Any-rate
10–810 MHz
DSPLL
®
Clock
Synthesis
Si590 (CMOS)
OE
Fixed
Frequency
XO
OE
1
6
V
DD
NC
2
5
CLK–
17 k
*
GND
3
4
CLK+
GND
*Note: Output Enable High/Low Options Available – See Ordering Information
Si591 (LVDS/LVPECL/CML)
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si590/591
vxworks loading problem
MPC8245 CPU board, with an 8139 network card attached through the bottom PCI board, after booting, it cannot download images from the network. The link and data lights of the network card are on, the ...
lifengstar Real-time operating system RTOS
MSP430 Introduction and Software Installation
[i=s]This post was last edited by Hot Ximixiu on 2020-7-7 21:07[/i]There are many MCUs on the market now, including the more basic 51 MCU, which appeared earlier and has relatively more information. 4...
火辣西米秀 Microcontroller MCU
Watchdog timer (very clear).
Watchdog timer (very clear). Very clear explanation of the watchdog....
安_然 DSP and ARM Processors
Free D78F1203 information
[i=s] This post was last edited by paulhyde on 2014-9-15 09:17 [/i] Free D78F1203 information, all in English, and no specific pin information, but there is an introduction to it, I believe it will be...
Yound Electronics Design Contest
Fingerprint reader options
At present, the fingerprint readers available on the market are mainly divided into two categories according to the different fingerprint sensors, namely: optical fingerprint readers represented by Zh...
ssbrida Industrial Control Electronics
FPGA Implementation of Digital Frequency Synthesizer
[b]Abstract: [/b]The principle of DDFS and the main features of ACEX 1K, an FPGA device of Altera, are introduced. The working principle, design ideas, circuit structure and simulation results of the ...
alexa FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 681  1130  1884  1133  1738  14  23  38  35  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号