EEWORLDEEWORLDEEWORLD

Part Number

Search

591DB25M0000DGR

Description
SINGLE FREQUENCY XO, OE PIN 1
CategoryPassive components   
File Size416KB,16 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

591DB25M0000DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
591DB25M0000DGR - - View Buy Now

591DB25M0000DGR Overview

SINGLE FREQUENCY XO, OE PIN 1

591DB25M0000DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency25MHz
Functionenable/disable
outputCML
Voltage - Power3.3V
frequency stability±25ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)110mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 9 0 / 5 91
1 ps M
AX
J
I T T E R
C
RYSTAL
O
SC ILLA TOR
(XO)
(10 M H
Z TO
810 MH
Z
)
Features
Available with any-frequency output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with superior
jitter performance: 1 ps max jitter
Better frequency stability than SAW-
based oscillators
Internal fundamental mode crystal
ensures high reliability
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry Standard 5x7 and
3.2x5 mm packages
Pb-free/RoHS-compliant
–40 to +85 ºC operating
temperature range
Si5602
Applications
Ordering Information:
See page 8.
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
Test and measurement
Storage
FPGA/ASIC clock generation
Description
The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si590/591 supports any
frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique
crystal is required for each output frequency, the Si590/591 uses one fixed
crystal to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The
Si590/591 IC based XO is factory configurable for a wide variety of user
specifications including frequency, supply voltage, output format, and
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 7.
(Top View)
NC
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
Si590 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
NC
2
5
NC
V
DD
CLK– CLK+
GND
3
4
CLK
17 k
*
Any-rate
10–810 MHz
DSPLL
®
Clock
Synthesis
Si590 (CMOS)
OE
Fixed
Frequency
XO
OE
1
6
V
DD
NC
2
5
CLK–
17 k
*
GND
3
4
CLK+
GND
*Note: Output Enable High/Low Options Available – See Ordering Information
Si591 (LVDS/LVPECL/CML)
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si590/591
Autodesk EAGLE Trial Record
[i=s]This post was last edited by bigbat on 2019-2-2 15:51[/i] Today I thought I should learn more about PCB design software, so I downloaded [color=#666666][font=Arial, Helvetica][size=13px]Autodesk ...
bigbat PCB Design
430 Tracking Program
#include #define TR_1_H P1IN|=BIT1 //P1.1 #define TR_1_L P1IN=~BIT1 //P1.1 #define TR_2_H P1IN|=BIT2 //P1.2 #define TR_2_L P1IN=~BIT2 //P1.2 #define TR_3_H P1IN|=BIT3 //P1.3 #define TR_3_L P1IN=~BIT3 ...
Widic Microcontroller MCU
Please explain the working principle of the drive and self-locking circuit
Please explain the working principle of the drive and self-locking circuit eeworldpostqq...
chilezhima Power technology
Line and field signal loss
When using DS90UR241/124, the input signals VS HS CLK RGB, etc. are all normal, but the VS HS CLK obtained after passing through DS90UR241/124 has a slope when observed on an oscilloscope, causing the...
AudreyHYP Analogue and Mixed Signal
A very weird question
I helped someone make a program that reads the IO port and then sends it out through the serial port. It works fine when debugged with a PC. However, when the microcontroller is connected to a termina...
WQY_7692 Embedded System
Hardware Design of 2530 + 2591
In TI's reference design, the three power supply terminals of 2591 all have TLIN inductors. Can this TLIN inductor be omitted? Also, I don't know what this TLIN means....
l0700830216 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1489  683  1167  269  655  30  14  24  6  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号