EEWORLDEEWORLDEEWORLD

Part Number

Search

FTSH-123-04-F-D-RA

Description
.050'' X .050 TERMINAL STRIP
CategoryThe connector    The connector   
File Size15KB,1 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance
Download Datasheet Parametric View All

FTSH-123-04-F-D-RA Overview

.050'' X .050 TERMINAL STRIP

FTSH-123-04-F-D-RA Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instructionROHS COMPLIANT
Reach Compliance Codecompliant
ECCN codeEAR99
Factory Lead Time2 weeks
Other featuresELP
body width0.135 inch
subject depth0.207 inch
body length1.147 inch
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD FLASH OVER NICKEL (50)
Contact completed and terminatedTin (Sn) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
DIN complianceNO
Filter functionNO
IEC complianceNO
Insulator colorBLACK
JESD-609 codee3
MIL complianceNO
Plug contact pitch0.05 inch
Match contact row spacing0.05 inch
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
OptionsGENERAL PURPOSE
PCB contact patternRECTANGULAR
PCB contact row spacing1.27 mm
Plating thicknessFLASH inch
Rated current (signal)3.4 A
reliabilityCOMMERCIAL
Terminal pitch1.27 mm
Termination typeSOLDER
Total number of contacts46
Base Number Matches1
Question: The problem of unstable sampling on the rising edge of the clock
A very simple code written in Verilog, roughly: reg[1:0] q; //q is the data generated by calling the IP core fifo, the default is reg type output assign data_out={{4{q[0]}},{4{q[1]}}}; //data_out is t...
xyw FPGA/CPLD
Why does the network port chip (971) have the function of encoding and decoding?
So the data sent out through the network port chip is not the original data given by the CPU?...
mbwr Embedded System
After the TPS54540DDA chip is loaded, the voltage drops and becomes unstable.
Urgent! Urgent! Urgent! Please help! See the attached schematic diagram. The specific situation is as follows: input 24V, expected output +5V, but the actual output is only +3.8V, and it is very unsta...
WangTao Analogue and Mixed Signal
Does anyone have any information on programming and using the CCP module in the PIC16F877 microcontroller? Please give it to me.
As the title suggests~~If you have any, please send it to zlnhebut@163.com...
做有心人 Microchip MCU
Live broadcast is about to begin: Fluke Test and Measurement Frontier Technology Exchange Conference Electrical Special Session
[align=left][font=微软雅黑][size=3]The live broadcast of the electrical special session of the Fluke Test and Measurement Frontier Technology Exchange Conference is about to begin. You are invited to part...
eric_wang Test/Measurement
Purgatory Legend-Generate War.pdf
Purgatory Legend-Generate War...
雷北城 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 277  1764  923  1050  708  6  36  19  22  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号