information (including trade secrets, copyright, and other Intellectual Property interests) of Lattice Semiconductor Corporation and/or its affiliates. All
rights are reserved. You are permitted to use this document and any information contained therein expressly and only for bona fide non-commercial
evaluation of products and/or services from Lattice Semiconductor Corporation or its affiliates; and only in connection with your bona fide
consideration of purchase or license of products or services from Lattice Semiconductor Corporation or its affiliates, and only in accordance with the
terms and conditions stipulated. Contents, (in whole or in part) may not be reproduced, downloaded, disseminated, published, or transferred in any
form or by any means, except with the prior written permission of Lattice Semiconductor Corporation and/or its affiliates. Copyright infringement is a
violation of federal law subject to criminal and civil penalties. You have no right to copy, modify, create derivative works of, transfer, sublicense,
publicly display, distribute or otherwise make these materials available, in whole or in part, to any third party. You are not permitted to reverse
engineer, disassemble, or decompile any device or object code provided herewith. Lattice Semiconductor Corporation reserves the right to revoke
these permissions and require the destruction or return of any and all Lattice Semiconductor Corporation proprietary materials and/or data.
Patents
The subject matter described herein may contain one or more inventions claimed in patents or patents pending owned by Lattice Semiconductor
Corporation and/or its affiliates.
Trademark Acknowledgment
Lattice Semiconductor Corporation
®
, the Lattice Semiconductor logo, Silicon Image
®
, the Silicon Image logo, Instaport
®
, the Instaport logo,
InstaPrevue
®
, Simplay
®
, Simplay HD
®
, the Simplay HD logo, Simplay Labs™, the Simplay Labs logo, the SiBEAM Snap™, the SiBEAM Snap logo,
UltraGig™, the UltraGig logo are trademarks or registered trademarks of Lattice Semiconductor Corporation in the United States and/or other
countries. HDMI
®
and the HDMI logo with High-Definition Multimedia Interface are trademarks or registered trademarks of, and are used under
license from, HDMI Licensing, LLC. in the United States or other countries. MHL
®
and the MHL logo with Mobile High-Definition Link are trademarks
or registered trademarks of, and are used under license from, MHL, LLC. in the United States and/or other countries. WirelessHD
®
, the WirelessHD
logo, WiHD
®
and the WiHD logo are trademarks, registered trademarks or service marks of SiBeam, Inc. in the United States or other countries.
HDMI Licensing, LLC; MHL, LLC; Simplay Labs, LLC; and SiBeam, Inc. are wholly owned subsidiaries of Lattice Semiconductor Corporation.
All other trademarks and registered trademarks are the property of their respective owners in the United States or other countries. The absence of a
trademark symbol does not constitute a waiver of Lattice Semiconductor’s trademarks or other intellectual property rights with regard to a product
name, logo or slogan.
Export Controlled Document
This document contains materials that are subject to the U.S. Export Administration Regulations and may also be subject to additional export control
laws and regulations (collectively “Export Laws”) and may be used only in compliance with such Export Laws. Unless otherwise authorized by an
officer of Lattice Semiconductor Corporation in writing, this document and the information contained herein (a) may not be used in relation to
nuclear, biological or chemical weapons, or missiles capable of delivering these weapons, and (b) may not be re-exported or otherwise transferred to
a third party who is known or suspected to be involved in relation to nuclear, biological or chemical weapons, or missiles capable of delivering these
weapons, or to any sanctioned persons or entities.
Further Information
To request other materials, documentation, and information, contact your local Lattice Semiconductor sales office or visit the Lattice Semiconductor
web site at
www.latticesemi.com.
Disclaimers
These materials are provided on an “AS IS” basis. Lattice Semiconductor Corporation and its affiliates disclaim all representations and warranties
(express, implied, statutory or otherwise), including but not limited to: (i) all implied warranties of merchantability, fitness for a particular purpose,
and/or non-infringement of third party rights; (ii) all warranties arising out of course-of-dealing, usage, and/or trade; and (iii) all warranties that the
information or results provided in, or that may be obtained from use of, the materials are accurate, reliable, complete, up-to-date, or produce specific
outcomes. Lattice Semiconductor Corporation and its affiliates assume no liability or responsibility for any errors or omissions in these materials,
makes no commitment or warranty to correct any such errors or omissions or update or keep current the information contained in these materials,
and expressly disclaims all direct, indirect, special, incidental, consequential, reliance and punitive damages, including WITHOUT LIMITATION any loss
of profits arising out of your access to, use or interpretation of, or actions taken or not taken based on the content of these materials. Lattice
Semiconductor Corporation and its affiliates reserve the right, without notice, to periodically modify the information in these materials, and to add to,
delete, and/or change any of this information.
Products and Services
The products and services described in these materials, and any other information, services, designs, know-how and/or products provided by Lattice
Semiconductor Corporation and/or its affiliates are provided on “AS IS” basis, except to the extent that Lattice Semiconductor Corporation and/or its
affiliates provides an applicable written limited warranty in its standard form license agreements, standard Terms and Conditions of Sale and Service
or its other applicable standard form agreements, in which case such limited warranty shall apply and shall govern in lieu of all other warranties
(express, statutory, or implied). EXCEPT FOR SUCH LIMITED WARRANTY, LATTICE SEMICONDUCTOR CORPORATION AND ITS AFFILIATES DISCLAIM ALL
REPRESENTATIONS AND WARRANTIES (EXPRESS, IMPLIED, STATUTORY OR OTHERWISE), REGARDING THE INFORMATION, SERVICES, DESIGNS,
KNOW-HOW AND PRODUCTS PROVIDED BY LATTICE SEMICONDUCTOR CORPORATION AND/OR ITS AFFILIATES, INCLUDING BUT NOT LIMITED TO, ALL
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND/OR NON-INFRINGEMENT OF THIRD PARTY RIGHTS. YOU
ACKNOWLEDGE AND AGREE THAT SUCH INFORMATION, SERVICES, DESIGNS, KNOW-HOW AND PRODUCTS HAVE NOT BEEN DESIGNED, TESTED, OR
MANUFACTURED FOR USE OR RESALE IN SYSTEMS WHERE THE FAILURE, MALFUNCTION, OR ANY INACCURACY OF THESE ITEMS CARRIES A RISK OF
DEATH OR SERIOUS BODILY INJURY, INCLUDING, BUT NOT LIMITED TO, USE IN NUCLEAR FACILITIES, AIRCRAFT NAVIGATION OR COMMUNICATION,
EMERGENCY SYSTEMS, OR OTHER SYSTEMS WITH A SIMILAR DEGREE OF POTENTIAL HAZARD. NO PERSON IS AUTHORIZED TO MAKE ANY OTHER
WARRANTY OR REPRESENTATION CONCERNING THE PERFORMANCE OF THE INFORMATION, PRODUCTS, KNOW-HOW, DESIGNS OR SERVICES OTHER
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
2
FPGA-DS-02012-1.9
ECP5™ and ECP5-5G™ Family
Data Sheet
Contents
Acronyms in This Document ................................................................................................................................................. 9
General Description .................................................................................................................................................... 10
Features ............................................................................................................................................................ 10
Modes of Operation...................................................................................................................................... 17
Clock Distribution Network ............................................................................................................................... 19
Bus Size Matching ......................................................................................................................................... 25
RAM Initialization and ROM Operation ........................................................................................................ 25
PIO ..................................................................................................................................................................... 32
DDR Memory Support ....................................................................................................................................... 35
DQS Grouping for DDR Memory ............................................................................................................... 35
DLL Calibrated DQS Delay and Control Block (DQSBUF)........................................................................... 36
Hot Socketing ........................................................................................................................................... 40
SERDES and Physical Coding Sublayer ............................................................................................................... 41
Density Shifting ................................................................................................................................................. 46
DC and Switching Characteristics ............................................................................................................................... 47
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-DS-02012-1.9
3
ECP5™ and ECP5-5G™ Family
Data Sheet
Absolute Maximum Ratings ..............................................................................................................................47
Power Supply Ramp Rates.................................................................................................................................48
Power-On-Reset Voltage Levels ........................................................................................................................48
Power up Sequence ...........................................................................................................................................48
Hot Socketing Specifications .............................................................................................................................48
Hot Socketing Requirements .............................................................................................................................49
DC Electrical Characteristics ..............................................................................................................................49
Supply Current (Standby) ..................................................................................................................................50
Maximum I/O Buffer Speed ..............................................................................................................................63
SERDES High-Speed Data Receiver ....................................................................................................................74
Input Data Jitter Tolerance ................................................................................................................................74
PCI Express Electrical and Timing Characteristics..............................................................................................76
PCIe (2.5 Gb/s) AC and DC Characteristics ................................................................................................76
PCIe (5 Gb/s) – Preliminary AC and DC Characteristics ............................................................................77
CPRI LV2 E.48 Electrical and Timing Characteristics – Preliminary....................................................................79
XAUI/CPRI LV E.30 Electrical and Timing Characteristics ..................................................................................80
AC and DC Characteristics ........................................................................................................................80
CPRI LV E.24/SGMII(2.5Gbps) Electrical and Timing Characteristics .................................................................80
AC and DC Characteristics ........................................................................................................................80
Gigabit Ethernet/SGMII(1.25Gbps)/CPRI LV E.12 Electrical and Timing Characteristics ...................................81
AC and DC Characteristics ........................................................................................................................81
SMPTE SD/HD-SDI/3G-SDI (Serial Digital Interface) Electrical and Timing Characteristics ...............................82
AC and DC Characteristics ........................................................................................................................82
sysCONFIG Port Timing Specifications ..............................................................................................................83
JTAG Port Timing Specifications ........................................................................................................................88
Switching Test Conditions .................................................................................................................................89
Pinout Information .....................................................................................................................................................91
Signal Descriptions ............................................................................................................................................91
PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin ........................................................94
Pin Information Summary .................................................................................................................................94
Ordering Information ..................................................................................................................................................97
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
4
FPGA-DS-02012-1.9
ECP5™ and ECP5-5G™ Family
Data Sheet
ECP5/ECP5-5G Part Number Description .......................................................................................................... 97
Ordering Part Numbers ..................................................................................................................................... 98
Supplemental Information ............................................................................................................................................... 102
For Further Information................................................................................................................................................ 102
Revision History ................................................................................................................................................................ 103
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
京公网安备 11010802033920号
EEWORLD
