74LVC163DB,112 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 74LVC163DB,112

74LVC163DB,112: DescriptionIC SYNC 4BIT BIN COUNTER 16SSOP; Categorylogic logic; File Size747KB，20 Pages; ManufacturerNexperia; Websitehttps://www.nexperia.com

Download Datasheet Parametric Compare View All

74LVC163DB,112 Overview

IC SYNC 4BIT BIN COUNTER 16SSOP

74LVC163DB,112 Parametric

Parameter Name	Attribute value
Brand Name	Nexperia
Maker	Nexperia
Parts packaging code	SSOP1
package instruction	5.30 MM, PLASTIC, MO-150, SOT-338-1, SSOP-16
Contacts	16
Manufacturer packaging code	SOT338-1
Reach Compliance Code	compliant
Other features	TCO OUTPUT
Counting direction	UP
series	LVC/LCX/Z
JESD-30 code	R-PDSO-G16
JESD-609 code	e4
length	6.2 mm
Load capacitance (CL)	50 pF
Load/preset input	YES
Logic integrated circuit type	BINARY COUNTER
Maximum Frequency@Nom-Sup	120000000 Hz
MaximumI(ol)	0.024 A
Operating mode	SYNCHRONOUS
Humidity sensitivity level	1
Number of digits	4
Number of functions	1
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Encapsulate equivalent code	SSOP16,.3
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
method of packing	TUBE
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
propagation delay (tpd)	9.5 ns
Certification status	Not Qualified
Maximum seat height	2 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	1.2 V
Nominal supply voltage (Vsup)	2.7 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	NICKEL PALLADIUM GOLD
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
Trigger type	POSITIVE EDGE
width	5.3 mm
minfmax	150 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

74LVC163

Presettable synchronous 4-bit binary counter; synchronous

reset

Rev. 6 — 20 November 2012

Product data sheet

1. General description

The 74LVC163 is a synchronous presettable binary counter which features an internal

look-ahead carry and can be used for high-speed counting. Synchronous operation is

provided by having all flip-flops clocked simultaneously on the positive-going edge of the

clock (pin CP). The outputs (pins Q0 to Q3) of the counters may be preset to a HIGH-level

or LOW-level. A LOW-level at the parallel enable input (pin PE) disables the counting

action and causes the data at the data inputs (pins D0 to D3) to be loaded into the counter

on the positive-going edge of the clock (provided that the set-up and hold time

requirements for PE are met). Preset takes place regardless of the levels at count enable

inputs (pin CEP and CET). A LOW-level at the master reset input (pin MR) sets all four

outputs of the flip-flops (pins Q0 to Q3) to LOW-level after the next positive-going

transition on the clock input (pin CP) (provided that the set-up and hold time requirements

for PE are met). This action occurs regardless of the levels at input pins PE, CET and

CEP. This synchronous reset feature enables the designer to modify the maximum count

with only one external NAND gate.

The look-ahead carry simplifies serial cascading of the counters. Both count enable inputs

(pin CEP and CET) must be HIGH in count. The CET input is fed forward to enable the

terminal count output (pin TC). The TC output thus enabled will produce a HIGH output

pulse of a duration approximately equal to a HIGH-level output of Q0. This pulse can be

used to enable the next cascaded stage.

The maximum clock frequency for the cascaded counters is determined by t

PHL

(propagation delay CP to TC) and t

(set-up time CEP to CP) according to the formula:

max

----------------------------------- .

PHL



max



2. Features and benefits



Wide supply voltage range from 1.2 V to 3.6 V

Inputs accept voltages up to 5.5 V

CMOS low power consumption

Direct interface with TTL levels

Synchronous reset

Synchronous counting and loading

Two count enable inputs for n-bit cascading

Positive edge-triggered clock

Complies with JEDEC standard:



JESD8-7A (1.65 V to 1.95 V)



JESD8-5A (2.3 V to 2.7 V)

74LVC163DB,112 Related Products

	74LVC163DB,112	74LVC163BQ,115	74LVC163DB,118	74LVC163D,118	74LVC163D,112	74LVC163PW,118	74LVC163PW,112
Description	IC SYNC 4BIT BIN COUNTER 16SSOP	IC SYNC 4BIT BIN COUNT 16DHVQFN	IC SYNC 4BIT BIN COUNTER 16SSOP	IC SYNC 4BIT BIN COUNTER 16SOIC	IC SYNC 4BIT BIN COUNTER 16SOIC	IC 4-BIT SYNC BIN CNTR 16TSSOP	74LVC163 - Presettable synchronous 4-bit binary counter; synchronous reset TSSOP 16-Pin
Brand Name	Nexperia	Nexperia	Nexperia	Nexperia	Nexperia	Nexperia	Nexperia
Maker	Nexperia	Nexperia	Nexperia	Nexperia	Nexperia	Nexperia	Nexperia
Parts packaging code	SSOP1	QFN	SSOP1	SOP	SOP	TSSOP	TSSOP
package instruction	5.30 MM, PLASTIC, MO-150, SOT-338-1, SSOP-16	2.50 X 3.50 MM, 0.85 MM HEIGHT, PLASTIC, MO-241, SOT-763-1, DHVQFN-16	5.30 MM, PLASTIC, MO-150, SOT-338-1, SSOP-16	3.90 MM, PLASTIC, MS-012, SOT-109, SO-16	SOP,	TSSOP,	TSSOP,
Contacts	16	16	16	16	16	16	16
Manufacturer packaging code	SOT338-1	SOT763-1	SOT338-1	SOT109-1	SOT109-1	SOT403-1	SOT403-1
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant	compliant
Counting direction	UP	UP	UP	UP	UP	UP	UP
series	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z
JESD-30 code	R-PDSO-G16	R-PQCC-N16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16
JESD-609 code	e4	e4	e4	e4	e4	e4	e4
length	6.2 mm	3.5 mm	6.2 mm	9.9 mm	9.9 mm	5 mm	5 mm
Load/preset input	YES	YES	YES	YES	YES	YES	YES
Logic integrated circuit type	BINARY COUNTER	BINARY COUNTER	BINARY COUNTER	BINARY COUNTER	BINARY COUNTER	BINARY COUNTER	BINARY COUNTER
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Humidity sensitivity level	1	1	1	1	1	1	1
Number of digits	4	4	4	4	4	4	4
Number of functions	1	1	1	1	1	1	1
Number of terminals	16	16	16	16	16	16	16
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SSOP	VQCCN	SSOP	SOP	SOP	TSSOP	TSSOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH	CHIP CARRIER, VERY THIN PROFILE	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260	260	260	260	260	NOT SPECIFIED	NOT SPECIFIED
propagation delay (tpd)	9.5 ns	9.5 ns	9.5 ns	9.5 ns	9.5 ns	16.7 ns	16.7 ns
Maximum seat height	2 mm	1 mm	2 mm	1.75 mm	1.75 mm	1.1 mm	1.1 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V
Nominal supply voltage (Vsup)	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	1.8 V	1.8 V
surface mount	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE
Terminal surface	NICKEL PALLADIUM GOLD	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING	NO LEAD	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.5 mm	0.65 mm	1.27 mm	1.27 mm	0.65 mm	0.65 mm
Terminal location	DUAL	QUAD	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	30	30	30	30	30	NOT SPECIFIED	NOT SPECIFIED
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
width	5.3 mm	2.5 mm	5.3 mm	3.9 mm	3.9 mm	4.4 mm	4.4 mm
minfmax	150 MHz	150 MHz	150 MHz	150 MHz	150 MHz	120 MHz	120 MHz
Base Number Matches	1	1	1	1	1	1	1
Other features	TCO OUTPUT	-	TCO OUTPUT	TCO OUTPUT	TCO OUTPUT	IT ALSO OPERATES AT 2.5, 2.7 AND 3.3 V	IT ALSO OPERATES AT 2.5, 2.7 AND 3.3 V
Samacsys Description	-	74LVC163 - Presettable synchronous 4-bit binary counter; synchronous reset@en-us	74LVC163 - Presettable synchronous 4-bit binary counter; synchronous reset@en-us	74LVC163 - Presettable synchronous 4-bit binary counter; synchronous reset@en-us	74LVC163 - Presettable synchronous 4-bit binary counter; synchronous reset@en-us	74LVC163 - Presettable synchronous 4-bit binary counter; synchronous reset@en-us	74LVC163 - Presettable synchronous 4-bit binary counter; synchronous reset@en-us

Recommended Resources

One of the series-type regulated power supply circuit protection circuits

Intermittent cycle control start and stop circuit 5b

M50111P/AP/BP/CP (VCR, TV and audio equipment) 30-function infrared remote control receiving circuit

High input impedance AC buffer amplifier circuit

A base 100 counter

Circuit for superimposing channel number and program number on TV image

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components