552AE000303DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 552AE000303DG

552AE000303DG: DescriptionVCXO; DIFF/SE; DUAL FREQ; 10-141; CategoryPassive components; File Size477KB，15 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

552AE000303DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	552AE000303DG	-	-	View	Buy Now

552AE000303DG Overview

VCXO; DIFF/SE; DUAL FREQ; 10-141

552AE000303DG Parametric

Parameter Name	Attribute value
type	VCXO
Frequency - Output 1	155.52MHz
Frequency - Output 2	167.331646MHz
Frequency - Output 3	-
Frequency - Output 4	-
Function	enable/disable
output	LVPECL
Voltage - Power	3.3V
frequency stability	±20ppm
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	130mA
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)
high	0.071"（1.80mm）
Package/casing	6-SMD, no leads
Current - Power (disabled) (maximum)	75mA

Preview

Download Datasheet

View All

Si 5 5 2

EVISION

U A L

REQUENCY

OLTAGE

- C

ON TROLLED

R Y S TA L

SCILLATOR

(VCXO) 10 MH

Z TO

1 . 4 G H

Features

Available with any-rate output

frequencies from 10–945 MHz and

selected frequencies to 1.4 GHz



Two selectable output frequencies



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than

SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Applications

SONET/SDH



xDSL



10 GbE LAN/WAN



Ordering Information:

Low-jitter clock generation



Optical modules



Clock and data recovery



See page 10.

Description

The Si552 dual-frequency VCXO utilizes Silicon Laboratories’ advanced

DSPLL

circuitry to provide a very low jitter clock for all output frequencies.

The Si552 is available with any-rate output frequency from 10 to 945 MHz

and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a

different crystal is required for each output frequency, the Si552 uses one

fixed crystal frequency to provide a wide range of output frequencies. This

IC-based approach allows the crystal resonator to provide exceptional

frequency stability and reliability. In addition, DSPLL clock synthesis

provides superior supply noise rejection, simplifying the task of generating

low-jitter clocks in noisy environments typically found in communication

systems. The Si552 IC-based VCXO is factory-configurable for a wide

variety of user specifications including frequency, supply voltage, output

format, tuning slope, and temperature stability. Specific configurations are

factory programmed at time of shipment, thereby eliminating the long lead

times associated with custom oscillators.

Pin Assignments:

See page 9.

(Top View)

GND

CLK–

CLK+

Functional Block Diagram

CLK- CLK+

Fixed

Frequency XO

Any-rate

10–1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 1.2 6/18

Si552

Recommended Resources

Radial wiring power supply circuit c

Self-contained bias common source amplifier circuit

Double button light switch circuit (12)

Timer automatic insertion keyer circuit diagram

+5V to +15V voltage converter circuit diagram

Frequency multiplier with operating frequency range from 1HZ~12MHZ

STM8TouchSensingLibrary: I have spent a week studying the STM8 Touch Sensing Library,but I still don't fully understand the code,especially the IIR filter in MultiChannelKey.I finally realized how stupid I am.Can I just use i...; 5ilxt stm32/stm8

Ask "91program" Is it possible to use WinCE serial communication without using threads?: As the title of the question says! I originally referred to some codes to build a serial communication program for the wince platform. Later, one of my supervisors said, "It is best not to use threads...; tt181003 Embedded System

【CN0142】High CMRR circuit converts broadband complementary DAC output to single-ended signal without precision resistors: Circuit Function and BenefitsThe traditional method of converting the complementary current output of a wideband DAC to a single-ended signal is to use a center-tapped transformer or a single op amp i...; EEWORLD社区 ADI Reference Circuit

[Repost] A 5-story residential building collapsed in Fenghua City, Ningbo, Zhejiang, burying many people: [backcolor=rgb(254, 254, 254)]There have been many large building collapses in the past few years. This news is not the first, nor will it be the last. No one knows who will be the next innocent victi...; xuyiyi Talking

Has anyone adjusted the low power consumption of sx1278?: I use STM32F103 bare board to adjust the low power consumption of sx1278. I tested the power consumption of stm32 bare board in low power mode and it is normal. But when I add sx1278 module and put it...; 方鑫 RF/Wirelessly

Expert, help me!: I want to convert a 3.3V 2us pulse voltage into a 5V 2us synchronous pulse through an open collector pull-up. As a result, the rising edge time becomes longer, and it takes about 250ns to rise to 4.5V...; czl00czl Analog electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components