EEWORLDEEWORLDEEWORLD

Part Number

Search

550AD693M750DGR

Description
VCXO; DIFF/SE; SINGLE FREQ; 10-1
CategoryPassive components   
File Size458KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

550AD693M750DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
550AD693M750DGR - - View Buy Now

550AD693M750DGR Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550AD693M750DGR Parametric

Parameter NameAttribute value
typeVCXO
frequency693.75MHz
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±50ppm
Absolute pulling range (APR)±80ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)130mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1 . 4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si550
About WINCE SDK provided by Microsoft
I am going to develop a simple program on a PDA, and I don't plan to customize the wince SDK myself. I saw the Pocket PC 2003 provided by Microsoft in the reference book, and I plan to use it. However...
hustxsh Embedded System
RMS calculation of non-sinusoidal signal in FPGA?
Due to project requirements, I need to find the effective value of a digital sine wave signal with many harmonics. The method I have thought of now is to collect the signal, filter the high-order harm...
eeleader FPGA/CPLD
LED Applications-1 Line Control & AN033
[i=s]This post was last edited by dontium on 2015-1-23 13:13[/i]LED Application Manual1-wire control – eliminates microprocessor control of LED drivers AN033 -- Converting the RF Flash LED Software Ex...
德州仪器 Analogue and Mixed Signal
The top ten bad behaviors that men should not have
1. Make a V sign when taking a photo: Oh my god, please save this old-fashioned person! Even if you stand like a wooden stake. 2. Idol worship: There are no idols anymore, only "objects to vomit". 3. ...
simonprince Talking
STM8S103 read protection drives me crazy
I made 6 samples for the customer, burned the software with STVP, and selected the READONLY protection option.A few days ago, the customer sent 6 boards to me for modification. It turned out that 4 bo...
ljxh401 stm32/stm8
An error in running Nios IDE
When the LED marquee program in IDE is running, the following error message always appears: nios2-terminal: connected to hardware target using JTAG UART on cable nios2-terminal: "USB-Blaster [USB-0]",...
hd12 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1485  708  1221  1352  1875  30  15  25  28  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号